Maxtor 93073H4, 96147H8, 91536H2, 94610H6, 92305H3 specifications Write Multiple

Page 45

INTERFACE COMMANDS

Write Multiple

Performs similarly to the Write Sector(s) command, except that:

1.The controller sets BSY immediately upon receipt of the command,

2.Data transfers are multiple sector blocks and

3.The Long bit and Retry bit is not valid.

Command execution differs from Write Sector(s) because:

1.Several sectors transfer to the host as a block without intervening interrupts.

2.DRQ qualification of the transfer is required at the start of the block, not on each sector.

The block count consists of the number of sectors to be transferred as a block and is programmed by the Set Multiple Mode command, which must be executed prior to the Write Multiple command. When the Write Multiple command is issued, the Sector Count register contains the number of sectors requested — not the number of blocks or the block count.

If the number of sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. This final, partial block transfer is for N sectors, where N = (sector count) modulo (block count)

The Write Multiple operation will be rejected with an Aborted Command error if attempted:

1.Before the Set Multiple Mode command has been executed, or

2.When Write Multiple commands are disabled.

All disk errors encountered during Write Multiple commands report after the attempted disk write of the block or partial block in which the error occurred.

The write operation ends with the sector in error, even if it was in the middle of a block. When an error occurs, subsequent blocks are not transferred. When DRQ is set at the beginning of each full and partial block, interrupts are generated.

Write DMA

Multi-word DMA

Identical to the Write Sector(s) command, except that:

1.The host initializes a slave-DMA channel prior to issuing the command,

2.Data transfers are qualified by DMARQ and are performed by the slave-DMA channel and

3.The drive issues only one interrupt per command to indicate that data transfer has terminated at status is available.

Ultra DMA

With the Ultra DMA Write protocol, the control signal (HSTROBE) that latches data from DD(15:0) is generated by the devices which drives the data onto the bus. Ownership of DD(15:0) and this data strobe signal are given to the host for an Ultra DMA data out burst.

During an Ultra DMA Write burst, the host always moves data onto the bus, and, after a sufficient time to allow for propagation delay, cable settling, and setup time, the sender shall generate a HSTROBE edge to latch the data. Both edges of HSTROBE are used for data transfers.

Any error encountered during Write DMA execution results in the termination of data transfer. The drive issues an interrupt to indicate that data transfer has terminated and status is available in the error register. The error posting is the same as that of the Write Sector(s) command.

7 – 5

Page 44 Page 46
Image 45
Page 44 Page 46
Contents DiamondMax U T I O N Before You BeginContents Product Specifications AT Interface Description Service and Support Figures Maxtor Corporation IntroductionManual Organization AbbreviationsConventions Product Description DiamondMax 60 Key FeaturesFunctional / Interface Product FeaturesModel CYL MAX LBA CapacityCache Management Major HDA Components Subsystem Configuration Jumper Location / ConfigurationCylinder Limitation Jumper Description Drive Configuration Product SpecificationsPerformance Specifications Models and CapacitiesParameter A N D a R D Metric Physical Dimensions maximumPower Mode Definitions Power RequirementsEPA Energy Star Compliance Environmental LimitsReliability Specifications Shock and VibrationParameter E R a T I N G EMC/EMI Safety Regulatory ComplianceHandling and Installation Hard Drive Handling PrecautionsElectro-Static Discharge ESD Multi-pack Shipping Container Unpacking and InspectionRepacking Physical InstallationHook up Before You BeginStart up Set upPIN Signal Interface ConnectorAT Interface Description Pin Description SummaryPin Description Table PIN Name Signal Name Signal DescriptionPIO Timing Timing Parameters ModeDMA Timing Timing Parameters all times in nanoseconds Ultra DMA TimingSustained Ultra DMA Data In Burst Device Terminating an Ultra DMA Data In Burst Initiating an Ultra DMA Data Out Burst Device Pausing an Ultra DMA Data Out Burst Device Terminating an Ultra DMA Data Out Burst Host Software Interface Task File RegistersPort Read Write N T E N T S LBA Bits Command Register R a M E T E R S U S E D SummaryControl Diagnostic Registers Reset and Interrupt Handling Interface Commands Read Commands Read DMA Write Commands Write Multiple Mode Set/Check Commands Value DescriptionEV E L Value M M a N D Timer Value TIME-OUT Period Power Mode CommandsSleep Mode Content Description Initialization Commands15 -3 = reserved R D Content Description Initialize Drive Parameters Error Code Description Seek, Format and Diagnostic CommandsKey Register A.R.T. Command SetService Policy Service and SupportNo Quibble Service SupportFrom Dial Block GlossaryCorrectableerror Fetch Landingzoneorlzone Physicalsector Softerror
Top Page Image Contents