Samsung M9T manual Physical Interface Signal Summary, Signal Descriptions

Page 41

PRIMITIVE-A primitive is a single Dword of information that consists of a control character in byte 0 followed by three additional data characters in bytes 1-3.

SHADOW REGISTER BLOCK REGISTERS-Shadow Register Block registers are interface registers used for delivering commands to the device or posting status from the device.

SQUELCH-This block establishes a limit so that detection of a common mode signal can be properly accomplished.

WORD-A word is sixteen (16) bits of data. A word may be represented as 16 bits or as two adjacent bytes. When shown as bits the least significant bit is bit 0 and most significant bit is bit 15. The most significant bit is shown on the left. When shown as bytes the least significant byte (lower) byte is byte 0 and the most significant byte (upper) byte is byte 1.

6.2Physical Interface

For information please consult the document entitled “Serial ATA: High Speed Serialized AT Attachment Revision 3.1” released on July 18, 2011 available from the Internet http://www.serialata.org/. Section 6 of the document contains physical layer specifications related topics.

6.3Signal Summary

For details, please consult the document entitled “Serial ATA: High Speed Serialized AT Attachment Revision 3.1” released on July 18, 2011 available from http://www.serialata.org/

6.3.1Signal Descriptions

For data packets and additional information please consult the document entitled “Serial ATA: High Speed Serialized AT Attachment Revision 3.1” released on July 18, 2011 available from http://www.serialata.org/.

A device can operate in either of two addressing modes, CHS or LBA, on a command-by-command basis. The CHS mode is supported for legacy command access only. The task file registers contains the Cylinder, Head, and Sector information of a requested location. Because the disk drive has its own mapping, the CHS mode is translated into disk drive physical address by the HDD firmware. There is no direct relationship of the CHS that can be accessed from the host.

This CHS term defines the addressing mode of the device as being by physical sector address. The physical sector address is made up of three fields: the sector number, the head number and the cylinder number. Sectors are numbered from 1 to a device specific maximum value, which cannot exceed 255. Heads are numbered from 0 to a device specific maximum value, which cannot exceed 15. Cylinders are numbered from 0 to a device specific maximum value, which cannot exceed 65,535. Typically, sequential access to the media is accomplished by treating the sector number as the least significant portion, the head number as the mid portion, and the cylinder number as the most significant portion of the CHS address.

In LBA mode the sectors on the device are assumed to be linearly mapped with an initial definition of: LBA

0 = (Cylinder 0, head 0, and sector 1). Irrespective of translate mode geometry set by the host, the LBA address of a given sector does not change:

Spinpoint M9T Product Manual REV 1.0

36

Page 40 Page 42
Image 41
Page 40 Page 42
Contents M9T Product Manual Page Table of Contents Iii Read Fpdma Queued 60h Read Log Extended 2Fh Read Long 22h Table of Tables Manual Organization ScopeUser Definition Reference SataIntroduction DescriptionKey Features Hardware Requirements Standards and RegulationsSpecification Summary SpecificationsLogical Configurations Physical SpecificationsPerformance Specifications Power consumption Power consumptionPower Requirements RatedEnvironmental Specifications Environmental SpecificationsLinear Shock 1/2 sine pulse Rotational ShockReliability Specifications Space Requirements InstallationMounting Unpacking InstructionsOrientation Mounting DimensionsSata Connectivity Cable ConnectorsVentilation Computer mainboard or Serial ATA host adapter Management PowerHDD Power, Sata Interface, and Factory Jumper Connector SATA-Bus Interface ConnectorDC Power Connector and SATA-Bus Interface Cable Connections Drive InstallationBase Casting Assembly Head / Disk Assembly HDADC Spindle Motor Assembly Disk Drive OperationExploded Mechanical View Head Stack Assembly Disk Stack AssemblyVoice Coil Motor and Actuator Latch Assemblies Air Filtration SystemDisk Controller Digital Signal Process and Interface ControllerDrive Electronics DDR Buffer Control Block Host Interface Control BlockFrequency Synthesizer Disk Control BlockDisk Ldpc Control Block Read/Write IC Power ManagementTime Base Generator Automatic Gain ControlAnalog to Digital Converter ADC and FIR Analog Anti-Aliasing Low Pass FilterRead Channel Servo SystemRead and Write Operations Read Caching Firmware FeaturesWrite Channel Write Caching Automatic Defect Allocation Defect ManagementSmart 6 APMSata Terminology Sata II InterfaceSpinpoint M9T Product Manual REV Signal Descriptions Physical Interface Signal Summary2 I/O Register Address When read When writtenControl Block Register Descriptions RegistersCommand Block Register Descriptions Device Register Ex F6h Command Register Ex F7hStatus Register Ex F7h Device Activity Signal Sata II Feature SETStaggered Spin-up Disable Control Auto-Activate in DMA Setup FISPhy Event Counters Sata Power Management Software Settings PreservationCommand Code Parameters ATA Command DescriptionsCommand Table Smart Check Power Mode E5h Command DescriptionsDevice Configuration Overlay B1h Download Micro Code 92hDevice Configuration Identify data structure Word Content Diagnostic Codes Execute Device Diagnostics 90hFlush Cache E7h, EAh extended Format Track 50hIdentify Device information Content Description=the fields reported in word 88 are valid EXT =Media Card Pass Through command feature set supported WWN Word Content DescriptionIdle Immediate E1h Automatic Standby Timer PeriodsIdle E3h NOP 00h Initialize Device Parameters 91hRead Buffer E4h Read DMA C8h, 25h extendedRead Long 22h Read Multiple Command C4h, 29h extendedRead Log Extended 2Fh Read Verify Sectors 40h, 41h extended Read Native Max Address F8h, 27h extendedRead Sectors 20h, 24h extended Recalibrate 10h Security Disable Password F6hSecurity Erase Prepare F3h Security Erase Unit F4hSecurity Erase Unit Password Word Content Security Set Password F1hSecurity Set Password data content Security Freeze Lock F5hSeek 7xh Set Features EFhSecurity Unlock F2h 12 Transfer Mode Values 11 Set Features Register Definitions13 Set Max Feature Register Values Set Multiple Mode C6hSet Max Address F9h, 37h extended Sleep E6hSmart disable operations D9h 14 Smart Feature Registers ValuesSmart enable/disable attribute auto-save D2h Smart B0hSmart execute off-line immediate D4h Smart enable operations D8h15 Device Smart Data Structure Smart read data D0hByte 16 Smart Attribute Status Flags Bit Name Description18 Off-line Data Collection Status Values 17 Smart Attribute Data List19 Self-test Execution Status Values Self-test execution status byteSmart write log sector D6h Smart read log sector D5hSmart return status DAh Write Buffer E8h Standby Immediate E0hWrite DMA CAh, 35h extended Write Fpdma Queued 61hWrite Sectors 30h, 34h extended Write Multiple Command C5h, 39h extendedSpinpoint M9T Product Manual REV General Information MaintenanceMaintenance Precautions HDD handling guide -Please handle HDD by side surfaces HDD handling guide Prevent Shocks Service and Repair
Top Page Image Contents