Samsung M9T manual Host Interface Control Block, Buffer Control Block

Page 31

5.2.2.1The Host Interface Control Block

The SATA Disk Controller provides direct interface to an SATA bus. It is compatible with ATA 7 Specs. It provides a means for the host to access the Task File registers used to control the transfer of data between host memory and the disk drive.

The SATA Host Interface Control block can be programmed to execute various host read/write commands either completely automatically without any DSP intervention, semi-automatically with minimal DSP intervention, or manually with the aid of the DSP.

The Disk Controller has significant advances in ATA automation. The highlights of ATA automation includes:

Automatic data transfer management for multi-sector Read/Write commands without DSP intervention.

Automatic execution of read commands (Auto-Read command execution) for cached data in the buffer by matching the first sector.

Automatic Task File registers updates during automatic multi-sector transfers.

Automatic NCQ queue tag validation

Additional functionality is provided in the Host Interface Block by the following features:

Support for PIO modes 0 through 4.

Support for multiword DMA modes 0 through 2.

Support for synchronous DMA (UDMA) transfer mode 0 through 7. (Mode 7 is referring to 150 MB/S)

Support for First Party DMA (FDMA) for NCQ commands.

5.2.2.2The Buffer Control Block

The Buffer Control block manages the flow of data into and out of the buffer. Significant automation allows buffer activity to take place automatically during read/write operations between the host and the disk. This automation works together with automation within the Host Interface Control and Disk Control blocks to provide more bandwidth for the local microprocessor to perform non-data flow functions.

The buffer control circuitry keeps track of buffer full and empty conditions and automatically works with the Disk Control block to stop transfers to or from the disk when necessary. In addition, transfers to or from the host are automatically stopped or started based on buffer full or empty status.

Additional functionality is provided in the Buffer Control block through the following features:

Increased automation to support minimal latency read operations with minimal latency.

Capability to support the execution of multiple consecutive Auto-Write commands without loss of data due to overwriting of data.

Auto write pointer.

A disk sector counter that can monitor the transfers between the disk and buffer.

Read/Write cache support.

Spinpoint M9T Product Manual REV 1.0

26

Page 30 Page 32
Image 31
Page 30 Page 32
Contents M9T Product Manual Page Table of Contents Iii Read Fpdma Queued 60h Read Log Extended 2Fh Read Long 22h Table of Tables User Definition ScopeManual Organization Reference SataIntroduction DescriptionKey Features Hardware Requirements Standards and RegulationsSpecification Summary SpecificationsLogical Configurations Physical SpecificationsPerformance Specifications Rated Power consumptionPower consumption Power RequirementsRotational Shock Environmental SpecificationsEnvironmental Specifications Linear Shock 1/2 sine pulseReliability Specifications Space Requirements InstallationMounting Unpacking InstructionsOrientation Mounting DimensionsVentilation Cable ConnectorsSata Connectivity Computer mainboard or Serial ATA host adapter Management PowerHDD Power, Sata Interface, and Factory Jumper Connector SATA-Bus Interface ConnectorDC Power Connector and SATA-Bus Interface Cable Connections Drive InstallationDisk Drive Operation Head / Disk Assembly HDABase Casting Assembly DC Spindle Motor AssemblyExploded Mechanical View Air Filtration System Disk Stack AssemblyHead Stack Assembly Voice Coil Motor and Actuator Latch AssembliesDrive Electronics Digital Signal Process and Interface ControllerDisk Controller DDR Buffer Control Block Host Interface Control BlockDisk Ldpc Control Block Disk Control BlockFrequency Synthesizer Automatic Gain Control Power ManagementRead/Write IC Time Base GeneratorAnalog to Digital Converter ADC and FIR Analog Anti-Aliasing Low Pass FilterRead and Write Operations Servo SystemRead Channel Write Channel Firmware FeaturesRead Caching Write Caching 6 APM Defect ManagementAutomatic Defect Allocation SmartSata Terminology Sata II InterfaceSpinpoint M9T Product Manual REV Signal Descriptions Physical Interface Signal SummaryRegisters When read When written2 I/O Register Address Control Block Register DescriptionsCommand Block Register Descriptions Device Register Ex F6h Command Register Ex F7hStatus Register Ex F7h Auto-Activate in DMA Setup FIS Sata II Feature SETDevice Activity Signal Staggered Spin-up Disable ControlPhy Event Counters Sata Power Management Software Settings PreservationCommand Table ATA Command DescriptionsCommand Code Parameters Smart Download Micro Code 92h Command DescriptionsCheck Power Mode E5h Device Configuration Overlay B1hDevice Configuration Identify data structure Word Content Format Track 50h Execute Device Diagnostics 90hDiagnostic Codes Flush Cache E7h, EAh extendedIdentify Device information Content Description=the fields reported in word 88 are valid EXT =Media Card Pass Through command feature set supported WWN Word Content DescriptionIdle E3h Automatic Standby Timer PeriodsIdle Immediate E1h Read DMA C8h, 25h extended Initialize Device Parameters 91hNOP 00h Read Buffer E4hRead Log Extended 2Fh Read Multiple Command C4h, 29h extendedRead Long 22h Read Sectors 20h, 24h extended Read Native Max Address F8h, 27h extendedRead Verify Sectors 40h, 41h extended Security Erase Unit F4h Security Disable Password F6hRecalibrate 10h Security Erase Prepare F3hSecurity Freeze Lock F5h Security Set Password F1hSecurity Erase Unit Password Word Content Security Set Password data contentSecurity Unlock F2h Set Features EFhSeek 7xh 12 Transfer Mode Values 11 Set Features Register DefinitionsSleep E6h Set Multiple Mode C6h13 Set Max Feature Register Values Set Max Address F9h, 37h extendedSmart B0h 14 Smart Feature Registers ValuesSmart disable operations D9h Smart enable/disable attribute auto-save D2hSmart execute off-line immediate D4h Smart enable operations D8h15 Device Smart Data Structure Smart read data D0hByte 16 Smart Attribute Status Flags Bit Name Description18 Off-line Data Collection Status Values 17 Smart Attribute Data List19 Self-test Execution Status Values Self-test execution status byteSmart return status DAh Smart read log sector D5hSmart write log sector D6h Write Fpdma Queued 61h Standby Immediate E0hWrite Buffer E8h Write DMA CAh, 35h extendedWrite Sectors 30h, 34h extended Write Multiple Command C5h, 39h extendedSpinpoint M9T Product Manual REV Maintenance Precautions MaintenanceGeneral Information HDD handling guide -Please handle HDD by side surfaces HDD handling guide Prevent Shocks Service and Repair
Top Page Image Contents