Fujitsu MB91401 Treatment of the unused pins, Treatment of Open pins, Treatment of output pins

Page 20

MB91401

Prelminary

2004.11.12

 

 

Figure When you share the power supply for digital and for VCO

Power supply

(a)

VDD (for digital)

PLLVDD (for VCO)

APLL

PLLVSS

LSI

Logic part

VSS

Treatment of the unused pins

Leaving unused input pins open results in a malfunction, so process the pull-up or pull-down.

Treatment of OPEN pins

Be sure to use open pins in open state.

Treatment of output pins

A large current may flow to an output pin left connected to the power-supply, another output pin, or to a high capacitance load. Leaving the output pin that way for an extended period of time degrades the device. Use meticulous care in using the device not to exceed the absolute maximum rating.

About Mode (MDI2 to MDI0, VPD) pin and Test (TEST3 to TEST0) pin

Connect these pins directly to VDDE or VSS. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between individual mode pins and VDDE or VSS on the PC board as possible and connect them with as low an impedance as possible.

About power supply pins

In products with multiple VDDE, VDDI or VSS pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level to prevent abnormal operation strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

The power pins should be connected to VDDE, VDDI and VSS of this device at the lowest possible impedance from the current supply source.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 ∝F between VDDE and VSS, and between VDDI and VSS near this device.

Crystal Oscillator Circuit

Noise near the OSCEA terminal may cause the MB91401 to malfunction.

Design the circuit board so that OSCEA terminal, OSCEB terminal and the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the OSCEA terminal and OSCEB terminal surrounded by ground plane because stable operation can be expected with such a layout.

20

Page 19 Page 21
Image 20
Page 19 Page 21
Contents Package FeaturesDescription Packet filtering function General Purpose IO GpioMemory Interface USB Function ControllerCard Interface CompactFlash I2C InterfacePIN Assignment Index E F G H J K L M N P R T U V WPIN Number Table PIN Description GNDPin name Pin no Function/applicationBreaki ICS2ICS1 OUT ICS0SIN1 SIN0SOUT1 SOUT0MB91401 Rxclk RxerRxdv RxcrsExcsx EXAEXD15 EXD14UDP UDMUsbins UCLK48CFD15 CFD14 CFD13 CFD12 CFD11CFD10 CFD9 CFD8MB91401 SDA SCLPllvdd PllvssUSB I/O Circuit TypeType Circuit Remarks Circuit Remarks Preventing Latch-up Separation of power supply patternHandling Devices Treatment of the unused pins Treatment of Open pinsTreatment of output pins About power supply pinsConnected Specification of MB91401 and ICE Attached cable Part number RemarksSignal line name Wiring regulations Evaluation MCU terminal name Pin treatmentRST UV CCCircuit constants Description Pin name FunctionOsceb Bit data bus Holding request withdrawal demand function OFFTreatment of Unused Input Pins About Mode pins MDI2 to MDI0About watch dog timer Operation at start-upAndh AndbORH ORBDMA Trace mode Step execution of Reti instructionOperand break Interrupt handler to NMI request toolBlock Diagram Authentication macroMemory Space General Purpose Registers Mode Settings Mode PinsMode Register Modr RegisterFunction Remarks Bit1, bit0 WTH1, WTH0 Bus width setting bitsOperation mode MAP Address Register BlockDRCL0 W UTIMC0 R/W TIMER0 DRCL1 W UTIMC1 R/W TIMER1SIDR0 R/W UART0Ichrc R/W BSD0 XxxxxxxxBSD1 Xxxxxxxx BsdcAddress Register Block DMASA0 Xxxxxxxx DMADA0 XxxxxxxxDMASA1 Xxxxxxxx DMADA1 XxxxxxxxBsrr BCRR/W CCRR/W ADRR/W 1XXXXXXXDARR/W BC2RR/W Xxxxxxxx 010FFFFF HSmistatusr SIM if Xxxxxxxx Smiintenable SMICMDR/WSmicmdst 00XXXXXX SIM ifExifrxdr R Exiftxdr WExifrxrr ExiftxrwXXXXXXXX-XXXXXXXX FIFO1R FIFO2W XXXXXXXX-XXXXXXXXFIFO3W XXXXXXXX-XXXXXXXX CONT1R/W XXXXX0XX-XXX00000XXXXXXXX-X0000000 XXXXXXXX-XXX00000 Interrupt Vector Interrupt Address of TBR Interrupt source OffsetDefault Interrupt Address of TBR Interrupt source Offset NMI Non Maskable InterruptElectrical Characteristics Parameter Symbol Rating UnitMin ΣiolParameter Symbol Value Unit TypCfreset ParameterPin Conditions Value Unit Min Typ TCK/TRST/TMS TDI/TDOPin Conditions Value Unit Input Levels High driven Vcrs standard range Mclko VDDE/2Usbc Unit Remarks Min Reset ParameterPin Conditions Mclko ↑ RDX Mclko ↑RDY Mclko ↑ SCK1, SCK0 SOUT1, SOUT0SIN1, SIN0 Sclk ↑Internal shift clock mode Rxer Rxclk ↑ Txen Txclk ↑Rxdv Rxclk ↑ Reception Mdio Mdclk ↑ OUT →Parameter Symbol Pin Value Unit Remarks Min External ifWrite access USB interface Parameter Symbol Pin UDP, UDMFull-speed Buffer 10 I2C interface PclkSCL Pclk SDA PclkCFOEX, Cfiordx Card ifCFCE2X, CFCE1X Parameter Symbol Value Unit Remarks Min MaxCFWEX, Cfiowrx CDWEX, CfiowrxOrdering Information Part number Package RemarksPackage Dimension Memo Japan North and South AmericaEurope Asia Pacific

MB91401 specifications

The Fujitsu MB91401 microcontroller is a versatile device designed for automotive applications, embedded systems, and industrial control. It belongs to the MB91400 series, known for its robustness and efficiency. This series integrates advanced features and technologies that cater to a wide variety of real-time applications.

One of the standout features of the MB91401 is its 32-bit RISC architecture, which operates at clock speeds up to 40 MHz. This high-performance core enables rapid processing and data handling, making it suitable for demanding applications. The microcontroller is equipped with a generous amount of Flash memory, allowing developers to store essential firmware and applications directly on the chip, enhancing reliability and reducing design complexity.

Another key characteristic is its extensive memory configuration, which includes SRAM for data storage and EEPROM for non-volatile data retention. This combination provides flexibility for developers, enabling them to tailor the memory allocation based on specific application requirements.

The MB91401 is designed with a focus on peripheral integration. It features multiple I/O ports, timer units, and A/D converters, making it an ideal choice for applications that require precise timing and analog signal processing. The analog-to-digital converters offer high resolution and fast conversion speeds, which are critical in automotive and industrial control systems where accuracy is paramount.

Safety is a critical consideration in automotive applications, and the MB91401 addresses this with built-in diagnostic features and error detection capabilities. These features help ensure that the application remains functional and safe under various operating conditions.

In terms of connectivity, the microcontroller supports various communication protocols, including CAN, UART, and SPI, facilitating seamless integration with other systems and devices. This is particularly important in automotive applications where communication between different electronic control units (ECUs) is essential for overall system functionality.

The Fujitsu MB91401 is also designed for low power consumption, making it suitable for battery-operated devices and energy-sensitive applications. Its various power-saving modes allow developers to optimize the system's performance while extending operational life.

In summary, the Fujitsu MB91401 is a powerful and flexible microcontroller that combines high-performance processing with extensive peripheral support and safety features. Its robust architecture and energy-efficient design make it an excellent choice for a wide range of automotive and industrial applications, promoting both reliability and innovation in embedded system development.
Top Page Image Contents