Board ID setting SW1 | Advantech PCI-1784 guide

Setting the time to reset the digital outputs and the counter value

Some users will want the capability of clearing each counter and the isolated digital output when the system (or PC) issues a reset signal on the PCI bus. Some users will want to clear their counter and digital output only as part of system power-on.

The PCI-1784 satisfies both these needs by providing jumper JP2. Depending on the application, this capability may allow counter value and the isolated digital outputs to be "OFF" without requiring a complete shutdown of processes controlled by the card.

Complete loss of power to the chip clears the chip memory. Thus, no matter how JP2 is set, if the power to the PCI-1784 is disconnected, the counter value and the isolated digital output initial power-on state will be "OFF".

Board ID setting (SW1)

ID3	ID2	ID1	ID0	Board ID
1	1	1	1	0
1	1	1	0	1
1	1	0	1	2
1	1	0	0	3
1	0	1	1	4
1	0	1	0	5
1	0	0	1	6
1	0	0	0	7
0	1	1	1	8
0	1	1	0	9
0	1	0	1	10
0	1	0	0	11
0	0	1	1	12
0	0	1	0	13
0	0	0	1	14
0	0	0	0	15

Note: On: 1, Off: 0

20

Image 24

Advantech PCI-1784 specifications Board ID setting SW1

Contents

Page Page Contents Appendix D. Operation Features IntroductionEncoder Interface Counters Digital Input and InterruptsFlexible Digital Output function Special Shielded Cable for Noise Reduction Board ID Installation Guide Applications Installation Flow Chart Software Overview Device DriversRegister-level Programming Device Drivers Programming Roadmap Programming Tools Troubleshooting Device Drivers Error Programming with Device Drivers Function Library Accessories Wiring CableWiring Boards Installation UnpackingPage Driver Installation Setup Screen of Advantech Automation Software Hardware Installation Select the Individual Drivers optionPage Device name listed on the Device Manager Device Setup & Configuration Board selection Setting Up and configure the device ‘Setup’ dialog box Operation dialog box Signal Connections Switch and Jumper SettingsOverview Names of Jumpers Function description Board ID setting SW1 Signal Connections Connector Signal DescriptionPin Assignment Quadrature encoder input Single ended Outputs Encoder Quadrature encoder up/down counter input connections Isolated digital input Isolated digital output Appendix A. Specifications TimerEncoder Output Interrupt Counter LatchGeneral Appendix B. Block Diagram ADDRESS, Control and Data BUSPage Appendix C. Register Structure and Format I/O Port Address Map Table C-1 PCI-1784 register format Part + HEX 1CH Clock Control Counter 0/1/2/3 mode BASE+00/04/08/0CH Table C-2 PCI-1784 Register for counter 0/1/2/3 mode DI0 Counter 0/1/2/3 latch data BASE+00/04/08/0CH Table C-3 PCI-1784 Register for counter 0/1/2/3 latch data Counter 0/1/2/3 compare data BASE+10/14/18/1CH Table C-4 PCI-1784 Register for counter 0/1/2/3 compare data Interrupt control register BASE+20H Table C-5 PCI-1784 Register for interrupt control Interrupt status register BASE+20H Table C-6 PCI-1784 Register for interrupt status Clear Interrupt BASE+24H Table C-7 PCI-1784 Register for clock control Table C-8 PCI-1784 Register for clear interrupt Software latch BASE+28H Table C-9 PCI-1784 Register for software latch Board ID BASE+28H Table C-10 PCI-1784 Board ID data Reset counter BASE+2CH Table C-11 PCI-1784 Register for reset counter Digital output BASE+30H Table C-12 PCI-1784 Register for digital output Digital input/output BASE+30H Table C-13 PCI-1784 Register for digital input/outputPage Appendix D. Operation Quadrature encoder introduction Mode Maximum input rate 8MHz 4MHz 2MHz 1MHz Quadrature input counter modeCounter modes Single-ended vs. differential input Pulse mode Pulse/direction modeDisabled mode Digital noise filter Latch mode Clock frequency Maximum widthLatch Index latch Counter reset value Timer function Interrupt function