Analog Devices AD9843A manual Pin Configuration, Pin Function Descriptions

Models: AD9843A

1 16
Download 16 pages 32.96 Kb
Page 6
Image 6
PIN CONFIGURATION

AD9843A

PIN CONFIGURATION

SCK

SDATA

SL

NC

STBY

NC

THREE-STATE DVSS

DVDD2

VRB

VRT

CML

DRVSS 1 AD9843APIN FUNCTION DESCRIPTIONS

DRVSS 2

(LSB) D0 3 D1 4 D2 5 D3 6

D4 7

D5 8

D6 9

D7 10

D8 11 (MSB) D9 12

NC = NO CONNECT

48 Manual backgroundManual background 47Manual backgroundManual background 46 Manual backgroundManual background 45Manual backgroundManual background 44 Manual backgroundManual background 43 Manual backgroundManual background 42Manual backgroundManual background 41Manual backgroundManual background 40Manual backgroundManual background39 Manual backgroundManual background 38 Manual backgroundManual background 37

Manual background PIN 1

IDENTIFIER

AD9843A

TOP VIEW

(Not to Scale)

13

14

15

16

17

18

19

20

21

22

23

24

DRVDD

DRVSS

DVSS

DATACLK

DVDD1

DVSS

PBLK

CLPOB

SHP

SHD

CLPDM

DVSS

36AUX1IN

35AVSS

34AUX2IN

33AVDD2

32BYP4

31NC

30CCDIN

29BYP2

28BYP1

27AVDD1

26AVSS

25AVSS

PIN FUNCTION DESCRIPTIONS

Pin Number

Name

Type

Description

 

 

 

 

1, 2

DRVSS

P

Digital Driver Ground

3–12

D0–D9

DO

Digital Data Outputs

13

DRVDD

P

Digital Output Driver Supply

14

DRVSS

P

Digital Output Driver Ground

15, 18, 24, 41

DVSS

P

Digital Ground

16

DATACLK

DI

Digital Data Output Latch Clock

17

DVDD1

P

Digital Supply

19

PBLK

DI

Preblanking Clock Input

20

CLPOB

DI

Black Level Clamp Clock Input

21

SHP

DI

CDS Sampling Clock for CCD’s Reference Level

22

SHD

DI

CDS Sampling Clock for CCD’s Data Level

23

CLPDM

DI

Input Clamp Clock Input

25, 26, 35

AVSS

P

Analog Ground

27

AVDD1

P

Analog Supply

28

BYP1

AO

Internal Bias Level. Decoupling

29

BYP2

AO

Internal Bias Level Decoupling

30

CCDIN

AI

Analog Input for CCD Signal

31

NC

NC

Leave Floating or Decouple to Ground with 0.1 μF

32

BYP4

AO

Internal Bias Level Decoupling

33

AVDD2

P

Analog Supply

34

AUX2IN

AI

Analog Input

36

AUX1IN

AI

Analog Input

37

CML

AO

Internal Bias Level Decoupling

38

VRT

AO

A/D Converter Top Reference Voltage Decoupling

39

VRB

AO

A/D Converter Bottom Reference Voltage Decoupling

40

DVDD2

P

Digital Supply

42

THREE-STATE

DI

Digital Output Disable. Active High

43

NC

NC

May be tied High or Low. Should not be left floating.

44

STBY

DI

Standby Mode, Active High. Same as Serial Interface Standby Mode

45

NC

NC

Internally Not Connected. May be Tied High or Low

46

SL

DI

Serial Digital Interface Load Pulse

47

SDATA

DI

Serial Digital Interface Data

48

SCK

DI

Serial Digital Interface Clock

 

 

 

 

TYPE: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, P = Power.

–6–

REV. 0

Page 6
Image 6
Analog Devices AD9843A manual Pin Configuration, Pin Function Descriptions