AD9843A
PIN CONFIGURATION
SCK | SDATA | SL | NC | STBY | NC | DVDD2 | VRB | VRT | CML |
DRVSS 1
DRVSS 2
(LSB) D0 3 D1 4 D2 5 D3 6
D4 7
D5 8
D6 9
D7 10
D8 11 (MSB) D9 12
NC = NO CONNECT
48 47 46 45 44 43 42 41 4039 38 37
PIN 1
IDENTIFIER
AD9843A
TOP VIEW
(Not to Scale)
13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
DRVDD | DRVSS | DVSS | DATACLK | DVDD1 | DVSS | PBLK | CLPOB | SHP | SHD | CLPDM | DVSS |
36AUX1IN
35AVSS
34AUX2IN
33AVDD2
32BYP4
31NC
30CCDIN
29BYP2
28BYP1
27AVDD1
26AVSS
25AVSS
PIN FUNCTION DESCRIPTIONS
Pin Number | Name | Type | Description |
|
|
|
|
1, 2 | DRVSS | P | Digital Driver Ground |
DO | Digital Data Outputs | ||
13 | DRVDD | P | Digital Output Driver Supply |
14 | DRVSS | P | Digital Output Driver Ground |
15, 18, 24, 41 | DVSS | P | Digital Ground |
16 | DATACLK | DI | Digital Data Output Latch Clock |
17 | DVDD1 | P | Digital Supply |
19 | PBLK | DI | Preblanking Clock Input |
20 | CLPOB | DI | Black Level Clamp Clock Input |
21 | SHP | DI | CDS Sampling Clock for CCD’s Reference Level |
22 | SHD | DI | CDS Sampling Clock for CCD’s Data Level |
23 | CLPDM | DI | Input Clamp Clock Input |
25, 26, 35 | AVSS | P | Analog Ground |
27 | AVDD1 | P | Analog Supply |
28 | BYP1 | AO | Internal Bias Level. Decoupling |
29 | BYP2 | AO | Internal Bias Level Decoupling |
30 | CCDIN | AI | Analog Input for CCD Signal |
31 | NC | NC | Leave Floating or Decouple to Ground with 0.1 μF |
32 | BYP4 | AO | Internal Bias Level Decoupling |
33 | AVDD2 | P | Analog Supply |
34 | AUX2IN | AI | Analog Input |
36 | AUX1IN | AI | Analog Input |
37 | CML | AO | Internal Bias Level Decoupling |
38 | VRT | AO | A/D Converter Top Reference Voltage Decoupling |
39 | VRB | AO | A/D Converter Bottom Reference Voltage Decoupling |
40 | DVDD2 | P | Digital Supply |
42 | DI | Digital Output Disable. Active High | |
43 | NC | NC | May be tied High or Low. Should not be left floating. |
44 | STBY | DI | Standby Mode, Active High. Same as Serial Interface Standby Mode |
45 | NC | NC | Internally Not Connected. May be Tied High or Low |
46 | SL | DI | Serial Digital Interface Load Pulse |
47 | SDATA | DI | Serial Digital Interface Data |
48 | SCK | DI | Serial Digital Interface Clock |
|
|
|
|
TYPE: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, P = Power.
REV. 0 |