Connect Tech
System Overview
The following conceptual block diagram provides a high level overview of the
For the actual orientation and description of components refer to Figure 2 and Table 1 respectively.
|
|
|
| EEPROM |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
| (Config |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
| Registers) |
|
|
|
|
|
| PCI Bus Interface |
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
| [PLX 9056]s |
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
| SPI Flash |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
1x6 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 100 Mhz |
|
|
| |||||
|
|
| (FPGA |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
Header |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Osc. |
|
|
| ||||
|
|
| Config.) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
| Local Bus |
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| SPI Flash |
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
| EEPROM |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| (Embedded |
| ||||
|
|
|
| (Parameters) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Code) |
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| Dual Ethernet PHY |
|
|
|
|
|
| FPGA |
|
|
| 64 I/O, 32 LVDS Pairs | ||||||||||||
|
|
|
|
|
|
|
|
|
| |||||||||||||||||
|
|
|
|
|
|
|
| [Xilinx |
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2x5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| DDR2 RAM |
| ||||||
Header |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
2x5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| DDR2 RAM |
| ||||||
Header |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2x40
Header
JTAG Connector
1x7 Header
High Speed Serial
Ext Power Connector
Core Circuitry
Peripheral Circuitry
Connector
Figure 1: FreeForm/PCI-104 Block Diagram
Revision 0.02 | 7 |