Manuals
/
Connect Tech
/
Computer Equipment
/
Network Card
Connect Tech
PCI-104
user manual
Scenario 3 No heatsink, 0 LFM
Models:
PCI-104
1
35
39
39
Download
39 pages
2.66 Kb
32
33
34
35
36
37
38
39
<
>
Specifications
Install
FreeForm/PCI-104 Block Diagram
Warranty
Fpga Configuration
Connector Pinouts
Appendix B Power calculations
Product Features
Jumpers /Switches Description
Page 35
Image 35
Connect Tech
FreeForm/PCI-104
User Manual
Scenario 3: No heatsink, 0 LFM
Revision 0.02
35
Page 34
Page 36
Page 35
Image 35
Page 34
Page 36
Contents
FreeForm/PCI-104
Trademark Acknowledgment
Limited Lifetime Warranty
Copyright Notice
Email/Internet
Customer Support Overview
Contact Information
Telephone/Facsimile
Table of Contents
List of Figures
List of Tables
About this manual
Product Features
Introduction
System Overview
FreeForm/PCI-104 Block Diagram
Components
Jumpers /Switches Description
Reference Design
Hardware Description
Jumpers and Switches
Slot Selection RSW1 Position Fpga Configuration Settings J1
Fpga Configuration Settings J1 Location Function
Connector Pinouts
MTGRXN0112
RS-485 Port 2 Pinout P6 Signal Direction
Gpio Header P7
Gpio Header Pinout Signal Direction
External Power Connector Pinout P8 Signal Direction
Side View External Power Connector P8
Connector’s Mating Components and Cables
Stand-alone Operation
Hardware Installation
Heat Sink Installation
Reference Design & Application Examples
Software Installation
Fpga Development Environment
PLX Software Development Kit SDK
Fpga Configuration
Reference Design Fpga power analysis
Power and Thermal Considerations
Specifications
Launch Impact
Appendix a iMPACT Instructions for Fpga Configuration
Page
Page
Programming the Fpga
Generating a Prom MCS File
Page
Revision
Configuring the Fpga / SPI flash Association
Configuring the Fpga with the SPI Flash
Page
Programming the Flash
Elapsed time =
Scenario 1 Heatsink attached, 250 LFM
Appendix B Power calculations
Scenario 2 No Heatsink, 250 LFM
Scenario 3 No heatsink, 0 LFM
Appendix C Hardware Changes from Revision B
Revision C
Reference Design
Revision B Local Clock Generation
DDR2 Pinout
Revision B Revision C
Connector Pinouts
Hardware Description
Revision B
Specifications
Revision B Revision C Power Requirements
Top
Page
Image
Contents