Cypress CY14E102N manual Switching Waveforms, SRAM Read Cycle #1 Address Controlled12, 13, Advance

Models: CY14E102N CY14E102L

1 21
Download 21 pages 52.34 Kb
Page 11
Image 11
Switching Waveforms

 

 

ADVANCE

CY14E102L, CY14E102N

 

 

 

 

 

 

 

 

 

 

Switching Waveforms

Figure 5. SRAM Read Cycle #1: Address Controlled[12, 13, 23]

ADDRESS
tRC

tAA

tOHA

DQ (DATA OUT)
DATA VALID

Figure 6. SRAM Read Cycle #2: CE and OE Controlled[12, 23, 25]

ADDRESS

CE

OE

BHE , BLE

DQ (DATA OUT)

ICC

tRC

tACE

tLZCE

tDOE

tLZOE

tDBE

tLZBE

tPU Figure 5. SRAM Read Cycle #1: Address Controlled[12, 13, 23] ACTIVE

STANDBY

tPD

tHZCE

tHZOE

tHZCE tHZBE

DATA VALID

Notes

23.HSB must remain HIGH during READ and WRITE cycles.

24.CE or WE must be >VIH during address transitions.

25.BHE and BLE are applicable for x16 configuration only.

Document Number: 001-45755 Rev. *A

Page 11 of 21

[+] Feedback

Page 11
Image 11
Cypress Switching Waveforms, SRAM Read Cycle #1 Address Controlled12, 13, Advance, CY14E102L, CY14E102N, + Feedback