Manuals / Brands / Computer Equipment / Computer Hardware / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C0850AV, CY7C0851AV, CY7C0852AV, CY7C0853AV Figure 19. Counter Reset

1 32

Download 32 pages, 971.59 Kb

CY7C0850AV, CY7C0851AV

CY7C0852AV, CY7C0853AV

Document #: 38-06070 Rev. *H Page 23 of 32

Figure 19. Counter Reset[32, 33]

Switching Waveforms (continued)

CLK

ADDRESS

INTERNAL

CNTEN

ADS

DATAIN

ADDRESS

CNTRST

R/W

DATAOUT

AnAmAp

Ax01AnAmAp

Q1Qn

tCH2 tCL2

tCYC2

tSA tHA

tSW tHW

tSRST tHRST

tSD tHD

tCD2 tCD2

tCKLZ

[34]

RESET ADDRESS 0

COUNTER WRITE READ

ADDRESS 0 ADDRESS 1

READ READ

ADDRESS AnADDRESS Am

READ

Notes

32.CE0 = B0 – B3 = LOW; CE1 = MRST = CNT/MSK = HIGH.

33.No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset.

34.Retransmit happens if the counter remains in increment mode after it wraps to initially loaded value.

[+] Feedback

Contents

Main FLEx36 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM CY7C0850AV, CY7C0851AV Features Functional Description CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV Logic Block Diagram CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV Pin Configurations CY7C0851AV CY7C0852AV Pin Configurations CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV Figure 3. 176-Pin Thin Quad Flat Pack (TQFP) (Top View) Pin Configurations CY7C0850AV CY7C0851AV CY7C0852AV Pin Definitions CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV Master Reset Mailbox Interrupts CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV Address Counter and Mask Register Operations Counter Reset Operation Counter Load Operation Counter Readback Operation Counter Interrupt Retransmit Mask Reset Operation Mask Load Operation Mask Readback Operation Page Page IEEE 1149.1 Serial Boundary Scan (JTAG) Performing a TAP Reset Maximum Ratings Operating Range Electrical Characteristics Capacitance Page Switching Characteristics JTAG Timing Switching Waveforms Figure 8. Master Reset Figure 9. Read Cycle Figure 10. Bank Select Read Figure 11. Read-to-Write-to-Read (OE = LOW)[25, 28, 29, 30, 31] Figure 12. Read-to-Write-to-Read (OE Controlled)[25, 28, 30, 31] Figure 13. Read with Address Counter Advance Figure 14. Write with Address Counter Advance Figure 15. Disabled-to-Read-to-Read-to-Read-to-Write Figure 16. Disabled-to-Write-to-Read-to-Write-to-Read Figure 17. Disabled-to-Read-to-Disabled-to-Write Figure 18. Read-to-Readback-to-Read-to-Read (R/W = HIGH) Figure 19. Counter Reset Figure 20. Readback State of Address Counter or Mask Register A A n+3 A Figure 21. Left_Port (L_Port) Write to Right_Port (R_Port) Read[39, 40, 41] L_PORT R_PORT Figure 22. Counter Interrupt and Retransmit[34, 42, 43, 44, 45] Figure 23. MailBox Interrupt Timing H X L H X High-Z Outputs Disabled LLHHD Ordering Information 256K 32K 64K Page Page Document History Page Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC Solutions