Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CY7C0852AV, CY7C0853AV manual Readback State of Address Counter or Mask Register35, 36, 37

Models: CY7C0851AV CY7C0853AV CY7C0850AV CY7C0852AV

1 32

Download 32 pages 11.59 Kb

Page 24

CY7C0850AV, CY7C0851AV

CY7C0852AV, CY7C0853AV

Switching Waveforms (continued)

Figure 20. Readback State of Address Counter or Mask Register[35, 36, 37, 38]

CLK

EXTERNAL

ADDRESS A0–A16

	tCYC2
	tCH2	tCL2
tSA	tHA
An

tCA2 or tCM2

An*

INTERNAL ADDRESS

AnAn+1

tSAD tHAD

ADS

tSCN tHCN

CNTEN

tCD2		tCKHZ		tCKLZ

DATAOUT	Q	x-2	Q	x-1	Q	Qn+1	Q	n+2	Q
		x-2		x-1	n			n+2	n+3

LOAD READBACK INCREMENT

EXTERNAL COUNTER

ADDRESS INTERNAL

ADDRESS

Notes

35.CE0 = OE = B0 – B3 = LOW; CE1 = R/W = CNTRST = MRST = HIGH.

36.Address in output mode. Host must not be driving address bus after tCKLZ in next clock cycle.

37.Address in input mode. Host can drive address bus after tCKHZ.

38.An * is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.

Document #: 38-06070 Rev. *H

Page 24 of 32

[+] Feedback

Image 24

Cypress CY7C0852AV, CY7C0853AV, CY7C0850AV, CY7C0851AV manual Readback State of Address Counter or Mask Register35, 36, 37

Contents

Functional Description Product Selection Guide Density Mbit 32K x 64K x 128K x176TQFP 172FBGA Cypress Semiconductor Corporation 198 Champion Court Logic Block Diagram TrueRAM Array Mirror Reg Pin Configurations Ball BGA Top View CY7C0853AV CY7C0850AV CY7C0851AV CY7C0852AV Pin Definitions Master Reset Mailbox InterruptsOperation Description Address Counter and Mask Register Operations Mask Reset Operation Counter InterruptRetransmit Mask Load Operation Cnten ADS Cntrst Mrst CLK Programmable Counter-Mask Register Operation 1 Performing a TAP Reset Ieee 1149.1 Serial Boundary Scan Jtag Electrical Characteristics Maximum RatingsOperating Range Capacitance Switching Characteristics Normal Load Load Three-state Delay Load Port to Port Delays Master Reset Timing Jtag Timing Parameter Description 167/133/100 Unit Min Switching Waveforms Master Reset Bank Select Read 26 Read-to-Write-to-Read OE Controlled 25, 28, 30 Write with Address Counter Advance Disabled-to-Write-to-Read-to-Write-to-Read Read-to-Readback-to-Read-to-Read R/W = High Counter Reset 32 Readback State of Address Counter or Mask Register35, 36, 37 LeftPort LPort Write to RightPort RPort Read39, 40 Counter Interrupt and Retransmit 34, 42, 43, 44 CLK Ordering Information 256K × 36 9M 3.3V Synchronous CY7C0853AV Dual-Port Sram128K × 36 4M 3.3V Synchronous CY7C0852AV Dual-Port Sram 64K × 36 2M 3.3V Synchronous CY7C0851AV Dual-Port Sram Package Diagrams Ball Fbga 15 x 15 x 1.25 mm Pin Thin Quad Flat Pack 24 × 24 × 1.4 mm Document History Submis Orig. Description of Change Sion Date Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsUSB