CY7C0850AV, CY7C0851AV
CY7C0852AV, CY7C0853AV
Document #: 38-06070 Rev. *H Page 24 of 32
Figure 20. Readback State of Address Counter or Mask Register[35, 36, 37, 38]
Switching Waveforms (continued)
CNTEN
CLK
tCH2 tCL2
tCYC2
ADDRESS
ADS
An
Qx-2 Qx-1 Qn
tSA tHA
tSAD tHAD
tSCN tHCN
LOAD
ADDRESS
EXTERNAL
tCD2
INTERNAL
ADDRESS An+1 An+2
An
tCKHZ
DATAOUT
A
n*
Q
n+3
Qn+1 Qn+2
An+3 An+4
tCKLZ
tCA2 or tCM2
READBACK
INTERNAL
COUNTER
ADDRESS
INCREMENT
EXTERNAL
A0–A16
Notes
35.CE0 = OE = B0 – B3 = LOW; CE1 = R/W = CNTRST = MRST = HIGH.
36.Address in output mode. Host must not be driving address bus after tCKLZ in next clock cycle.
37.Address in input mode. Host can drive address bus after tCKHZ.
38.An * is the internal value of the address counter (or the mask register depending on the CNT/MSK level) being Read out on the address lines.
[+] Feedback