Functional Description
Features
Configurations
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
+ Feedback
Logic Block Diagram CY7C1316CV18
Logic Block Diagram CY7C1916CV18
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
+ Feedback
Logic Block Diagram CY7C1318CV18
Logic Block Diagram CY7C1320CV18
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
165-Ball FBGA 13 x 15 x 1.4 mm Pinout
Pin Configuration
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Pin Configuration continued
165-Ball FBGA 13 x 15 x 1.4 mm Pinout
CY7C1316CV18, CY7C1916CV18
CY7C1318CV18, CY7C1320CV18
Pin Definitions
Pin Definitions continued
CY7C1318CV18, CY7C1320CV18
CY7C1316CV18, CY7C1916CV18
Write Operations
Single Clock Mode
Functional Overview
Read Operations
+ Feedback
Application Example
Echo Clocks
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Write Cycle Descriptions
Truth Table
Burst Address Table
Write Cycle Descriptions
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Write Cycle Descriptions
Performing a TAP Reset
Disabling the JTAG Feature
Test Access Port-Test Clock
Test Mode Select TMS
BYPASS
IDCODE
SAMPLE Z
SAMPLE/PRELOAD
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
TAP Controller State Diagram
Page 14 of
TAP Electrical Characteristics
TAP Controller Block Diagram
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
TAP Timing and Test Conditions
TAP AC Switching Characteristics
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Identification Register Definitions
Scan Register Sizes
Instruction Codes
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Boundary Scan Order
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Power Up Sequence in DDR-II SRAM
Power Up Sequence
DLL Constraints
Operating Range
Electrical Characteristics
DC Electrical Characteristics
Maximum Ratings
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Electrical Characteristics continued
AC Electrical Characteristics
DC Electrical Characteristics
Package
Capacitance
Thermal Resistance
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Switching Characteristics
Parameter
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Switching Characteristics continued
tCQDOH
Switching Waveforms
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
READ
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Ordering Information
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Ordering Information continued
+ Feedback
Package Diagram
CY7C1316CV18, CY7C1916CV18 CY7C1318CV18, CY7C1320CV18
Figure 6. 165-Ball FBGA 13 x 15 x 1.4 mm
Worldwide Sales and Design Support
Sales, Solutions, and Legal Information
PSoC Solutions
Document History Page