|
| Table 5.2 |
| Sense and subsense codes (4 of 5) |
|
|
|
|
|
|
|
C* | Q* | Name |
| Explanation | Sense |
|
|
|
|
| key |
37 | 00 | Rounded parameter | Rounding processing of the MODE SELECT parameter | 1 | |
|
|
| specified by the command was performed. |
| |
3D | 00 | Invalid bits in IDENTIFY | "1" was specified in the reserve bit of the IDENTIFY message. | 5 | |
|
| message |
|
|
|
3E | 03 | Logical unit failed Self- | The test segment error occurred during the | 4 | |
|
| Test |
|
|
|
| 04 | Logical unit unable to update | The IDD failed to update the | 4 | |
|
|
|
|
| |
3F | 01 | Microcode has been changed | Microcode was changed by another INIT. | 6 | |
|
|
|
|
| |
| 02 | Changed operating definition | Operating definition was changed. | 6 | |
|
|
|
|
| |
| 05 | Device identifier changed | Device identifier was changed. | 6 | |
|
|
|
|
| |
40 | nn | Diagnostic failure on | An error was detected in | 4 | |
|
| component "nn" | code) |
| |
|
|
| • 81: Buffer RAM compare error/bus error |
| |
|
|
| • 82: Program RAM compare error/bus error |
| |
|
|
| • | 83: HDC register check error |
|
|
|
| • 84: Firmware header/check sum error |
| |
|
|
| • 85: Firmware type unmatch |
| |
|
|
| • | 86: Parameter header/check sum error |
|
|
|
| • 88: Drive Serial No. unmatch |
| |
|
|
| • 89: DE type unmatch |
| |
|
|
| • | 8F: Other MPU peripheral circuit diagnostic error |
|
|
|
| • | 92: Spindle motor firmware initialize error |
|
43 | 00 | Message error | A message sent by the IDD was illegally rejected. | B | |
|
|
|
|
| |
44 | nn | Internal target failure | An internal hardware error was detected in the IDD. ("nn" is a | 4 | |
|
|
| Fujitsu unique code) |
| |
|
|
| • | 83: Undefined interrupt occurred. |
|
|
|
| • | 92: Unexpected FMT interrupt occurred. |
|
|
|
| • | 99: Overflow error occurred at SPC FIFO. |
|
|
|
| • | 9A: Unexpected SPC interrupt occurred. |
|
|
|
| • | 9B: SPC detected illegal command interrupt. |
|
|
|
| • | 9C: SPC detected illegal write interrupt. |
|
|
|
| • | 9D: SPC detected Sync offset error interrupt. |
|
|
|
| • A3: DBM buffer CRC error. |
| |
|
|
| • | A8: Data late error. |
|
|
|
| • | B0: Flash ROM erasing failed. |
|
|
|
| • | B1: Flash ROM writting failed. |
|
|
|
| • B2: No writing program to flash ROM |
| |
|
|
| • C0: RDCLK error (FMT hang up) |
| |
|
|
| • | D1: DSP downloading failed. |
|
|
|
| • | D2: DSP overrun (watch dog timer timeout, DRV harderror) |
|
|
|
| • | D3: Serve gate window error |
|
|
|
| • | D4: Illegal error was reported from DSP. |
|
|
|
| • | D5: Write gate check error (unmatch) |
|
| 90 | Next Sector ID Compare | HDC detected unexpected sector ID. | 4 | |
|
| Error |
|
|
|
| 91 | WCS RAM Parity Error | Parity error detected in Formatter’s WCS RAM | 4 | |
|
|
|
|
| |
| E0 | Calibration Error | Any error detected during calibration | 4 | |
*C: Sense Code, Q:
5 - 9 |
