Compact PCI® Connector J5

 

 

 

 

Connector Row

 

 

Pin

 

A

B

C

D

E

22

BPORT0_RX+

BPORT0_RX-

GND

BPORT0_TX-

BPORT0_TX+

21

GND

 

GND

BPORT0_LED

GND

GND

20

BPORT1_RX+

BPORT1_RX-

GND

BPORT1_TX-

BPORT1_TX+

19

GND

 

GND

BPORT1_LED

GND

GND

18

BPORT2_RX+

BPORT2_RX-

GND

BPORT2_TX-

BPORT2_TX+

17

GND

 

GND

BPORT2_LED

GND

GND

16

BPORT3_RX+

BPORT3_RX-

GND

BPORT3_TX-

BPORT3_TX+

15

B_TERMPWR

B_TERMPWR

BPORT3_LED

B_TERMPWR

B_TERMPWR

14

B_DIFFSENS

+5V

GND

LVDB_SD13-

LVDB_SD13+

13

LVDB_SD0-

LVDB_SD0+

GND

LVDB_SD12-

LVDB_SD12+

12

LVDB_SD1-

LVDB_SD1+

INT_LVDB_1

LVDB_SD14-

LVDB_SD14+

11

LVDB_SD4-

LVDB_SD4+

GND

LVDB_SDP1-

LVDB_SDP1+

10

LVDB_SD3-

LVDB_SD3+

GND

LVDB_SD15-

LVDB_SD15+

9

LVDB_SD6-

LVDB_SD6+

BB_ACTIVE_LED

LVDB_SD2-

LVDB_SD2+

8

LVDB_SD7-

LVDB_SD7+

GND

LVDB_SD5-

LVDB_SD5+

7

LVDB_SATN-

LVDB_SATN+

GND

LVDB_SDP0-

LVDB_SDP0+

6

LVDB_SBSY-

LVDB_SBSY+

BB_TERM_LED

LVDB_SRST-

LVDB_SRST+

5

LVDB_SACK-

LVDB_SACK+

GND

LVDB_SMSG-

LVDB_SMSG+

4

LVDB_SC_D-

LVDB_SC_D+

GND

LVDB_SSEL-

LVDB_SSEL+

3

LVDB_SI_O-

LVDB_SI_O+

B_LVDB_LED

LVDB_SREQ-

LVDB_SREQ+

2

LVDB_SD9-

LVDB_SD9+

GND

LVDB_SD8-

LVDB_SD8+

1

LVDB_SD10-

LVDB_SD10+

GND

LVDB_SD11-

LVDB_SD11+

Table 14: Backplane Connector J5 Pin-out

 

 

Note:

Connector row ‘F’ all grounds.

 

 

Note:

Bold Text Indicates Reserved pin on –F module variation.

Page 75 of 83