| Small Footprint RMII 10/100 Ethernet Transceiver with HP | ||
|
|
| Datasheet |
The following registers are supported (register numbers are in decimal): |
| ||
| Table 5.20 SMI Register Mapping |
| |
|
|
|
|
REGISTER # | DESCRIPTION |
| Group |
|
|
|
|
0 | Basic Control Register |
| Basic |
|
|
|
|
1 | Basic Status Register |
| Basic |
|
|
|
|
2 | PHY Identifier 1 |
| Extended |
|
|
|
|
3 | PHY Identifier 2 |
| Extended |
|
|
|
|
4 |
| Extended | |
|
|
|
|
5 |
| Extended | |
|
|
|
|
6 |
| Extended | |
|
|
|
|
16 | Silicon Revision Register |
| |
|
|
|
|
17 | Mode Control/Status Register |
| |
|
|
|
|
18 | Special Modes |
| |
|
|
|
|
20 | Reserved |
| |
|
|
|
|
21 | Reserved |
| |
|
|
|
|
22 | Reserved |
| |
|
|
|
|
23 | Reserved |
| |
|
|
|
|
26 | Symbol Error Counter Register |
| |
|
|
|
|
27 | Control / Status Indication Register |
| |
|
|
|
|
28 | Special internal testability controls |
| |
|
|
|
|
29 | Interrupt Source Register |
| |
|
|
|
|
30 | Interrupt Mask Register |
| |
|
|
|
|
31 | PHY Special Control/Status Register |
| |
|
|
|
|
5.1SMI Register Format
The mode key is as follows:
RW = Read/write,
SC = Self clearing,
WO = Write only,
RO = Read only,
LH = Latch high, clear on read of register,
LL = Latch low, clear on read of register,
NASR = Not Affected by Software Reset
X = Either a 1 or 0.
Revision 1.0 | 40 | SMSC LAN8720/LAN8720i |
| DATASHEET |
|