Small Footprint RMII 10/100 Ethernet Transceiver with HP
Datasheet
Table 5.29 Register 17 - Mode Control/Status (continued)
| ADDRESS | NAME | DESCRIPTION | MODE | DEFAULT |
|
|
|
|
|
|
| 17.6 | ALTINT | Alternate Interrupt Mode. | RW | 0 |
|
|
| 0 = Primary interrupt system enabled (Default). |
|
|
|
|
| 1 = Alternate interrupt system enabled. |
|
|
|
|
|
|
| |
|
|
|
|
|
|
| 17.5:4 | Reserved | Write as 0, ignore on read. | RW | 00 |
|
|
|
|
|
|
| 17.3 | PHYADBP | 1 = PHY disregards PHY address in SMI access | RW | 0 |
|
|
| write. |
|
|
|
|
|
|
|
|
| 17.2 | Force | 0 = normal operation; | RW | 0 |
|
| Good Link Status | 1 = force 100TX- link active; |
|
|
|
|
| Note: This bit should be set only during lab testing |
|
|
|
|
|
|
|
|
| 17.1 | ENERGYON | ENERGYON – indicates whether energy is detected | RO | X |
|
|
| on the line (see Section 5.3.5.2, "Energy Detect |
|
|
|
|
|
|
| |
|
|
| energy is detected within 256ms. Reset to “1” by |
|
|
|
|
| hardware reset, unaffected by SW reset. |
|
|
|
|
|
|
|
|
| 17.0 | Reserved | Write as 0. Ignore on read. | RW | 0 |
|
|
|
|
|
|
|
|
| Table 5.30 Register 18 - Special Modes |
|
|
|
|
|
|
|
|
| ADDRESS | NAME | DESCRIPTION | MODE | DEFAULT |
|
|
|
|
|
|
| 18.15 | Reserved | Write as 0, ignore on read. | RW | 0 |
|
|
|
|
|
|
| 18.14 | Reserved | Write as 1, ignore on read. | RW, | 1 |
|
|
|
| NASR |
|
|
|
|
|
|
|
| 18.13:8 | Reserved | Write as 0, ignore on read. | RW, | 000000 |
|
|
|
| NASR |
|
|
|
|
|
|
|
| 18.7:5 | MODE | Transceiver Mode of operation. Refer to Section | RW, | XXX |
|
|
| NASR |
| |
|
|
| more details. |
|
|
|
|
|
|
|
|
| 18.4:0 | PHYAD | PHY Address. | RW, | PHYAD |
|
|
| The PHY Address is used for the SMI address and for | NASR |
|
|
|
| the initialization of the Cipher (Scrambler) key. Refer |
|
|
|
|
|
|
| |
|
|
| PHYAD[0]," on page 53 for more details. |
|
|
|
|
|
|
|
|
|
| Table 5.31 Register 26 - Symbol Error Counter |
|
| |
|
|
|
|
|
|
| ADDRESS | NAME | DESCRIPTION | MODE | DEFAULT |
|
|
|
|
|
|
| 26.15:0 | Sym_Err_Cnt | RO | 0 | |
|
|
| increments when an invalid code symbol is received |
|
|
|
|
| including IDLE symbols. The counter is incremented |
|
|
|
|
| only once per packet, even when the received packet |
|
|
|
|
| contains more than one symbol error. The |
|
|
|
|
| register counts up to 65,536 (216) and rolls over to 0 |
|
|
|
|
| if incremented beyond that value. This register is |
|
|
|
|
| cleared on reset, but is not cleared by reading the |
|
|
|
|
| register. It does not increment in |
|
|
|
|
|
|
|
|
SMSC LAN8720/LAN8720i | 45 | Revision 1.0 |
| DATASHEET |
|