PCI Express, Device, Classifications | Texas Instruments 4Q 2006

Design Considerations

PCI Express® takes the best features and ideas behind PCI and combines them with more than 10 years of industry “lessons learned.” The result is a robust, scalable, flexible, cost-effective I/O interconnect that will serve the industry for the next 10-15 years.

Key Features

•PCI Express architecture is an industry standard high-performance, general- purpose serial I/O interconnect designed for use in enterprise, desktop, mobile, communications and embedded platforms.

•It is PCI-compatible by using the estab- lished PCI software programming models. PCI Express facilitates a smooth transition to new hardware and allows software to evolve and leverage the advantages of PCI Express features.

•Gen I has a scalable bandwidth of 16 Gigabytes-per-second at its initial signal- ing rate of 2.5GHz. In the future, Gen II promises much higher transfer rates using higher frequency signaling technologies.

•Supports multiple interconnect widths via 1, 2, 4, 8, 12, 16 and 32 lane configura- tions aggregated to match application bandwidth needs.

•Serves new and innovative, hot-plug/ hot-swap add-in card and module devices.

•Delivers unique, advanced features such as Power Management, Quality of Service and other native functions not available in other I/O architectures.

PCI Express®

29

➔

Device A

Device B

Device C

Device	PCI Express®	Device B

Reference Clock

Reference Clock

CPU

PCI Express

PCI Express

Endpoint

Root

Device

PCI Express

Complex

Memory

Classifications

PCI Express-PCI

• Root Complex

Bridge

• Switch

PCI Express

• PCI/PCI-X

PCI/PCI-X

Switch

• Bridge

PCI

• Legacy Endpoint

PCI

• Endpoint

Express

PCI

PCI

Express

Express

Express

Legacy

Legacy

PCI Express

PCI Express

Endpoint

Endpoint

Endpoint

Endpoint

PCI Express® topology.

PCI Express

Portfolio

PCI Express

PCI Express

PCI Express

PCI Express

Bridge

Switch

Endpoint

PHY

XIO2000A

XIO3130

XIO2200A

XIO1100

Current TI PCI Express® portfolio.

Texas Instruments 4Q 2006

Interface Selection Guide

Image 29

Texas Instruments 4Q 2006 manual PCI Express, Device, Classifications

Contents

Interface Selection Guide Interface Selection Guide Table of Contents Clock Distribution Circuits p Interface Selection Guide Design Considerations LVDS, xECL, CMLTechnical Information Lvds Family of Products Texas Instruments 4Q Pecl Selection Guide Lvds Selection Guide Device Pin/Packages Price Single Family SupplyDual Family Quad Family Multipoint-LVDS M-LVDS Lvds FeaturesMultipoint Lvds Lvds Devices from TI Part-to Half Key Features Mbps Jitter To ensure signal integrityDigital Isolators Digital Isolators Selection Guide RS-485/422 Family of Products RS-485/422 No. Dr/Rx FeaturesNodes Soic RS-232 Flexible power-saving options enable longer battery lifeRS232 IEC6100-4-2 Level ESD-Protected Devices Space-saving QFN package options for portable applications Pin/Packages Price DeviceDrivers Receivers Pin/Package Price RS-232 Selection Guide UARTs Universal Asynchronous Receiver/Transmitters Programmable sleep mode and low-power modeUart Family of Products 64-byte FIFOs available 3-, 2.5- and 1.8-V supply Uart Selection Guide UARTs Universal Asynchronous Receiver/TransmittersAsynchronous Communications Element with Autoflow Control PDAs MP3 players Gaming systems Modems Serial ports Telecom Can Transceiver Selection Guide Can 3.3-V and 5-V High-Speed can TransceiversSelection Guide Standard Compliant Protocols FlatLinkTM 3G Display SerDes for Mobile Phones Flatlink 3GFlatLink 3G Selection Guide 1755 SerDes Serial Gigabit Transceivers and Lvds SerDes Solutions-Frontplane/BackplaneBuffer Photo Gigabit Ethernet/FibreChannel SerDes Serial Gigabit Transceivers Selection GuideGigabit Xaui Ethernet Lvds Serdes Content protection for video sent over DVI High Bandwidth Digital Content Protection Hdcp22 DVI/PanelBus Hdcp Elements Set-top boxes Desktop LCD monitors DLP and LCD projectors Digital TVsDigital visual interface DVI compliant Jitter Intra-Pair ps Inter-Pair Clock P-P Data P-PMax ps 40QFN Speed Universal Serial Bus USBTransfer Type USB-to-Serial Bridge Package USB Hub Controllers and Peripheral DevicesUSB Family of Products Port USB Hub Power Controllers USB Power Managers Family of Products USB Power Managers Selection Guide Universal Serial Bus USB Power Managers Classifications PCI ExpressDevice Target Markets PCI ExpressKey Benefits ExpressCards PC Add-In Cards PC Motherboards Target Market RX Block Painful and not robustTX Block Two 32-bit, 33- or 66-MHz buses PCI BridgesCapabilities Functionality Power Distribution Devices Family of Products CardBus Power Switches IN1 to IN2 Enable PredecessorTransition Time Physical-Layer Selection Issues 36 1394 FireWireLink-Layer Selection Issues Overview Real-time streaming of audio and video 1394b AdvantagesFaster speeds from 800 Mbps to 3200 Mbps More efficient Boss arbitration Key Features Applications FireWire Conn. Conn. Conn. Conn. Conn. Conn Signal Integrity TI vs Competition Gtlp Selection Guide Gtlp Gunning Transceiver Logic PlusDevice Description Price Other Literature Highlights VME Clock Distribution Circuits SN65HVD3082E SN65HVD3085E SN65HVD3088E Cross-Reference Guide SN65LVDT3486B Cross-Reference Guide SN65LVDT9637B Pericom Texas Instruments Device Index Product Information Centers Internet Important Notice