Intel cpci borard with a intel pentuim M, cpb4612 manual CPB4612

Page 1

Diversified Technology, Inc.

CPB4612

Configuration and Maintenance

Guide

Rev 1.2

CPB4612 CPCI Board

with a Intel® Pentium® M

Copyright 2005 by Diversified Technology, Inc. All rights reserved. Printed in the United States of America. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise without prior permission of the publisher.

Image 1 Contents
CPB4612 Diversified TECHNOLOGY, INC Return Shipment InformationFor Your Safety Revision History Introduction Table of ContentsConfiguration Vii CPB4612 Configuration and Maintenance Guide Datasheet ReferenceFigures TablesDocument Organization Introduction ChapterProduct Definition USB PMC Functional Blocks FeaturesCompactPCI/PSB Architecture Chipset ProcessorPCI-to-PCI Bridge Memory and I/O Addressing Power Ramp CircuitryRear-Panel I/O VideoIDE Hard Drive 11 10/100 Ethernet InterfaceSerial I/O InterruptsReset Counter/TimersTwo-Stage Watchdog Timer 16 DMAUniversal Serial Bus USB LED IndicatorsSystem Environmental Monitor SoftwareGetting Started Unpacking Bios VersionSystem Requirements ConnectivityConfiguration Avg Peak Memory ConfigurationTBD 12V Avg PeakLocal Dram Memory Address Map ExamplePCI I/O ConfigurationCOM1 LPTBios Configuration Overview ConnectorsJumper Options System Configuration Summary Operating System InstallationPage Configuration PB1 Jumper Cross-Reference Table Function+5V PMC I/O 1 PB1 Reset Switch Descriptions2 J16-1 BKT-GND to GND J16-1 Function3 J16-2 +12V to J5-pin D1 5 J16-4 Impi Disable4 J16-3 +5V PMC I/O 6 J17-1 Not Used9 J17-4 Manufacture Test Mode 8 J17-3 Disable Onboard Video10 J18 Ejector Switch Reset Hard Reset Sources Reset Types and SourcesSoft Reset Sources Backend Power Down SourcesNMI Sources System Monitoring and Control Ipmb Monitoring and Control FunctionsField Replaceable Unit FRU Information Firmware UpdatesSensors SMBus Address MapIDE Controller Disk Drive Support Features of the IDE ControllerPrimary IDE Channel Secondary IDE ChannelWatchdog Timer PCI Configuration Registers Watchdog Timer OverviewBase Address Register 10h WDT Lock Register 68h WDT Configuration Register 60hMemory Mapped Registers Wdtenable Watchdog EnablePreload Value 1 BAR+00h Preload Value 2 BAR+04hGeneral Interrupt Status BAR+08h Bit Description Reserved Watchdog Timer Interrupt ActiveReload Register BAR+0Ch Description Reserved PreloadValue2Watchdog Reset Using the Watchdog in an ApplicationEnabling the Watchdog Reset WDT Unlocking and Programming SequenceSystem Bios Bios Recovery Bios Upgrade and RecoveryFlash Utility Program F2 Enter Setup Space Skip Memory ESC Boot Menu Boot MenuEntering Setup… ROM Utilities ROM Utilities System Summary Descriptions System SummaryCPU VGA RAMSystem Setup Descriptions System SetupPage IDE Config Descriptions IDE ConfigIDE Configuration Utility Primary Master Configuration Summary Hard Disk SetupHard Drive Setup Descriptions Boot Order Boot Order Descriptions Peripherals Onboard Peripheral Control Descriptions Console Redirection Descriptions Disabled by defaultPort Control Descriptions USB Configuration Utility USB ConfigurationUSB Mass Storage Config USB Devices DetectedUSB Control Descriptions USB Mass Storage Config DescriptionsPCI Options Descriptions Misc ConfigPNP Options Descriptions Acpi / Power SettingsEvent Logging Event Logging Configuration UtilityEvent Logging Descriptions Security/Virus Security and ANTI-VIRUS Configuration UtilityExit Description ExitExit Menu PCI Auto-configuration PnP ISA Auto-configurationPlug and Play PnP Resource AllocationSystem Management Bios Smbios Legacy ISA ConfigurationAutomatic Detection of Video Adapters Console RedirectionOrrg Post Code LED Colors MSB-LSB Description RrrgGfff GfrrPost Codes Trouble Shooting Hint DC Operating Characteristics SpecificationsAbsolute Maximum Ratings Operating Temperature Battery Backup CharacteristicsReliability MechanicalBoard Dimensions and Weight Page Connector Assignments Function ConnectorsJ5 Cpld Connector LocationsBackplane Connectors Pin Locations J15 CompactPCI Bus Connector Pin out J15 CompactPCI Bus ConnectorJ11 CompactPCI Bus Connector Pin out J11 CompactPCI Bus ConnectorJ8 Connector Pin out J8 CompactPCI ConnectorJ2 Rear Panel I/O Connector Pin out J2 Rear Panel I/O CompactPCI ConnectorJ4 Universal Serial Bus 0 Connector Pin out Pin# Function J4 Universal Serial Bus 0 connectorJ1 10/100 Ethernet J3 COM1 Serial Port J6, J7, J9, J10 64bit/66Mhz PCI Mezzanine ConnectorsPin# Function PCIAD3 GND VCC3 VIOPCIAD2 PCIAD1PAR64 Page REQ# PCIAD9 VCC Pwrviopmc GND 10 J12 and J13 32bit/33Mhz PCI Mezzanine ConnectorsGND Pwrviopmc PCIAD0VCC3 GND BUSMODE4# 11 J14 IDE Connector Page Thermal Considerations Appendix CThermal Requirements Temperature MonitoringPage Page Appendix D Datasheet ReferenceEthernet CompactPCIIntel 855GME Chipset Pentium M processor Fcbga PackageSuper I/O PMC SpecificationPage Agency Approvals Industry Canada Canada Appendix F