Plug and Play PnP, Resource Allocation

8.3Plug and Play (PnP)

The system BIOS supports the following industry standards for making the system “Plug and Play ready” such as ACPI, PCI local bus specification rev 2.1 and SMBIOS 1.

8.3.1 Resource Allocation

The system BIOS identifies, allocates, and initializes resources in a manner consistent with industry standards. The BIOS scans, in order, for the following:

ISA devices: Add-in ISA devices are not supported on this platform. However, some standard PC peripherals may require ISA-style resources – resources for these devices will be reserved as needed.

Add-in video graphics adapter (VGA) devices: If found, the BIOS initializes and allocates resources to these devices.

PCI Devices: The BIOS allocates resources according to the parameters set up by the SSU and as required by the PCI Local Bus Specification, Revision 2.1.

The system BIOS Power-on Self Test (POST) guarantees that there are no resource conflicts prior to booting the system. Please note that PCI device drivers are required to support the sharing of IRQs. Sharing IRQs should not be considered a resource conflict. Note that only four legacy IRQs are available for use by PCI devices; as a result, most of the PCI devices share legacy IRQ’s. In SMP mode, the I/O APICs are used instead of the legacy “8259-style” interrupt controller. There is very little interrupt sharing in SMP mode.

8.3.2 PnP ISA Auto-configuration

The system BIOS:

ASupports relevant portions of the Plug and Play ISA Specification, Revision 1.0a and the Plug and Play BIOS Specification, Revision 1.0A.

BAssigns I/O, memory, direct memory access (DMA) channels, and IRQs from the system resource pool to the embedded PnP Super I/O device.

CDoes not support add-in PnP ISA devices.

8.3.3 PCI Auto-configuration

The system BIOS supports the INT 1Ah, AH = B1h functions, in conformance with the PCI Local Bus Specification, Revision 2.1. The system BIOS also supports the 16 and 32-bit protected mode interfaces as required by the PCI BIOS Specification, Revision 2.1.

Beginning at the lowest device, the BIOS uses a “depth-first” scan algorithm to enumerate the PCI buses. Each time a bridge device is located, the bus number is incremented and scanning continues on the secondary side of the bridge before all devices are scanned on the current bus. The BIOS then scans for PCI devices using a “breadth-first” search – all devices on a given bus are scanned from lowest to highest before the next bus number is scanned.

System BIOS POST maps each device into memory and/or I/O space, and assigns IRQ channels as required. The BIOS programs the PCI-ISA interrupt routing logic in the chipset hardware to steer PCI interrupts to compatible ISA IRQs.

The BIOS dispatches any option ROM code for PCI devices to the DOS compatibility hole (C0000h to DFFFFh) and transfers control to the entry point. The DOS compatibility hole is a limited resource; therefore, system configurations with a large number of PCI devices may result in a shortage of this resource. If the BIOS runs out of option ROM space, some PCI option ROMs are not executed and a POST error is generated. Scanning PCI option ROMs may be controlled on a slot by slot basis in the BIOS setup.

cpb4612, cpci borard with a intel pentuim M specifications

The Intel CPCI board equipped with the Intel Pentium M processor, specifically the CPB4612, represents a significant advancement in the realm of compact computing solutions tailored for embedded applications. This board is primarily designed to cater to industries requiring low-power, high-performance computing capabilities, such as telecommunications, medical equipment, and industrial automation.

One of the defining features of the CPB4612 board is its incorporation of the Intel Pentium M processor, known for its efficient architecture. The Pentium M operates on a low power envelope while delivering robust performance, thanks to its advanced Power Management capabilities, which can dynamically adjust frequency and voltage based on workload demands. This feature not only assists in maintaining optimal performance but also extends the operational lifespan of embedded systems by reducing unnecessary power consumption.

The CPB4612 boasts a modular design compliant with the CompactPCI (CPCI) standard, enhancing its versatility within various configurations. This modular structure allows easy integration with other CPCI-compliant boards, facilitating scalability for different application requirements. Furthermore, the board supports up to 1 GB of DDR RAM, which provides sufficient memory capacity for most embedded applications.

In terms of connectivity, the Intel CPB4612 features a wealth of interfaces including Ethernet for network connectivity, USB ports for peripheral devices, and serial ports for legacy support. This array of options ensures that the board can connect seamlessly to a variety of external devices, catering to the needs of diverse industry applications.

The board is also equipped with advanced thermal management technologies, ensuring it operates within safe temperature ranges even under heavy workloads. The design includes heat sinks and ventilation options that help dissipate heat effectively, mitigating the risk of thermal-related performance degradation.

In summary, the Intel CPCI board with the Pentium M processor, CPB4612, is an ideal choice for applications demanding a balance between power efficiency and high performance. With its modular design, ample connectivity options, and robust thermal management features, it provides a reliable and flexible solution for embedded computing needs across multiple industries. This board exemplifies Intel's commitment to innovation, allowing developers to harness the power of advanced computing in a compact form factor.