EM78P312N
8-Bit Microcontroller
4 | Pin Description |
|
|
| ||||
| Table 1 |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| Symbol |
| Pin No. |
| Type |
| Function |
|
|
|
|
|
|
|
|
| |
| VDD |
| 28 |
| − |
| Power supply |
|
|
|
|
|
|
|
|
|
|
| OSCI |
| 2 |
| I |
| Crystal type: Crystal input terminal |
|
|
|
|
| RC type: RC oscillator input pin |
| |||
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Crystal type: Output terminal for crystal oscillator |
|
| OSCO |
| 1 |
| I/O |
| RC type: Instruction clock output |
|
|
|
|
|
|
|
| External clock signal input |
|
|
|
|
|
|
|
|
|
|
| /RESET |
| 27 |
| I |
| Input pin with Schmitt Trigger. If this pin remains at logic low, the |
|
|
|
|
| controller will also remain in reset condition. |
| |||
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
| P60 can be used as external Interrupt 0 (/INT0). |
|
|
|
|
|
|
|
| P61 can be used as external Interrupt 1 (INT1). |
|
| P60~P67 |
| 19~26 |
| I/O |
| P62 can be used as |
|
|
|
|
|
|
|
| P63 can be used as divider output (/TONE). |
|
|
|
|
|
|
|
| P64 slave mode enable (/SS). |
|
|
|
|
|
|
|
| P60 ~ P63 can be used as |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
| P70 can be used as SPI serial clock input/output (/SCK) |
|
|
|
|
|
|
|
| P71 can be used as SPI serial data input (SI) or UART data receive |
|
| P70~P73 |
|
|
|
|
| input (RX) |
|
|
| 15~18 |
| I/O |
| P72 can be used as SPI serial data output (SO) or UART data |
| |
|
|
|
|
|
|
| transmit output (TX) |
|
|
|
|
|
|
|
| P73 can be used as Sleep mode release input (/SLEEP) or external |
|
|
|
|
|
|
|
| interrupt Input 5 (/INT5) |
|
|
|
|
|
|
|
| P70 ~ P73 can be used as |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
| P80 can be used as |
|
| P80~P81 |
| 12~13 |
| I/O |
| Interrupt Input 3 (INT3). |
|
|
|
|
| P81 can be used as |
| |||
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
| divider output (PDO). |
|
|
|
|
|
|
|
| P80 ~ P81 can be used as |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| P90~P97 |
| 4~11 |
| I/O |
| P90~P97 can be used as 8 channel |
|
|
|
|
|
|
|
| P97 can be used as AD reference power supply input (VREF). |
|
| VSS |
| 14 |
| − |
| Ground |
|
| NC |
| 3 |
| − |
| No connection |
|
|
|
|
|
|
|
|
|
|
| OTP Programming Pins |
|
|
| ||||
| VPP |
| 27 |
| I |
| Programming voltage input |
|
|
|
|
|
|
|
|
|
|
| ACLK |
| 1 |
| I |
| CLK for OTP memory address increment |
|
| DATAIN |
| 25 |
| I/O |
| ROM code series input and series output pin |
|
|
|
|
|
|
|
|
|
|
| DINCK |
| 26 |
| I |
| ROM code input clock |
|
|
|
|
|
|
|
|
|
|
| PGMB |
| 24 |
| I |
| Program write enable pin. Active low. |
|
|
|
|
|
|
|
|
|
|
| OEB |
| 23 |
| I |
| Output enable pin. Active low. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2 • |
|
|
|
|
|
| Product Specification (V1.0) 10.03.2006 |
(This specification is subject to change without further notice)