Quatech SSCLP-200 Hardware Configuration, Hardware Installation Address Map and Special Registers

Page 5

Table of Contents

1 General Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

2 Hardware Configuration

 

 

. . . . . . . . . . . . . . . . . . . . . . . . .

9

2.1

RS-422 or RS-485 Signal Line Termination

9

2.2

Signal Connections

10

2.3

Full-duplex/Half-duplex Operation

10

2.3.1 CTS0_SEL, CTS1_SEL (J10, 17)

12

2.3.2 AUX0_SEL1,0, AUX1_SEL1,0 (J12, 11, 19, 18) . . .

12

2.3.3 RCLK0_SEL, RCLK1_SEL (J13, 20)

12

2.3.4 TGL0_SEL1,0, TGL1_SEL1,0 (J15, 14, 22, 21) . . . .

12

2.3.5 RXEN0_SEL, RXEN1_SEL (J16, 23)

12

2.4

Clock Rate and Optional Registers

13

2.4.1 Enable Scratchpad Register (SPAD, J2)

13

2.4.2 Force High-Speed UART Clock (X2, X4, or X8;

 

J3, 4, 5)

13

3 Hardware Installation

 

 

. . . . . . . . . . . . . . . . . . . . . . . . . . .

15

4 Address Map and Special Registers

 

 

. . . . . . . . . . .

16

4.1

Base Address and Interrupt Level (IRQ)

16

4.2

Enabling the Special Registers

17

4.3

Interrupt Status Register

17

4.4

Quatech Modem Control Register

18

4.5

Options Register

19

4.5.1 Enhanced Serial Adapter Identification

19

4.5.2 Clock Rate Multiplier

20

5 Windows Configurations . . . . . . . . . . . . . . . . . . . . . . . .

5.1 Windows Millennium . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.2 Windows 2000 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.3 Windows 98 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.4 Windows 95 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.5 Windows NT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

5.6 Viewing Resources with Device Manager . . . . . . . . . . . .

5.6.1 Changing Resource Settings with Device Manager .

21

21

22

23

25

26

27

30

6 Other Operating Systems . . . . . . . . . . . . . . . . . . . . . . . 35

v

DSCLP/SSCLP-200/300 User's Manual

Image 5
Contents DSCLP/SSCLP-200/300 Warranty Information Iii Manufacturers Address Manufacturers NameApplication of Council Directive Standards to which Conformity is DeclaredHardware Installation Address Map and Special Registers Hardware ConfigurationRS-422 or RS-485 Signal Line Termination Base Address and Interrupt Level IRQHalf-Duplex/Full-Duplex/Auto-Toggle Selection Page General Information Jumpers J6-J9 Full-duplex/Half-duplex Operation Signal ConnectionsRight Card Edge Jumpers Jumpers J10-J23 define the options for this card1 CTS0SEL, CTS1SEL J10 Force High-Speed Uart Clock X2, X4, or X8 J3, 4 Enable Scratchpad Register SPAD, J2Clock Rate and Optional Registers Clock multiplier jumper options Jumper/connector locations Hardware InstallationChannel Address Range Interrupt Status Register Enabling the Special RegistersDlab Bit Spad Jumper Register selected for Bit DescriptionQuatech Modem Control Register Quatech Modem Control RegisterWrite Read Options RegisterBit Name Description Clock Rate Uart Clock Maximum Data Multiplier Frequency Clock Rate MultiplierWindows Millennium Windows ConfigurationsWindows Windows Page Windows Windows NT Viewing Resources with Device Manager Two-Port RS-422/RS485 Serial Adapter Page DSCLP-200/300 Two-Port RS-422/485 Serial Adapter Page Page Page Page DOS and other operating systems Other Operating SystemsOS/2 QTPCI.EXE QTPCI.EXE Expert Mode display Jumper/Channel correspondence External ConnectionsRclk RTS/CTS HandshakeAUXIN/AUXOUT Loopback TclkHalf-Duplex/Full-Duplex/Auto-Toggle Selection Half/full-duplex and Auto-Toggle selection RS-422/485 Line termination resistance values Termination ResistorsRS-422/485 Peripheral Connection DSCLP-200/300 connector definitionsINTA# PCI Resource MapWith 64-byte FIFOs optional SpecificationsCannot communicate with other equipment TroubleshootingComputer will not boot up DSCLP/SSCLP-200/300