Texas Instruments PCI445X manual Asynchronous CSC Interrupt Generation, Power Savings Mode

Page 16

System Features Selection

1.1.12.3 Asynchronous CSC Interrupt Generation

The ASYNC_CSC bit (diagnostic register, PCI offset 93h, bit 0) controls the CSC interrupt signaling method. If this bit is set to 0, then CSC is generated synchronously to PCLK (recommended). By default this bit is set to 1, which is the asynchronous mode.

1.1.12.4 CardBus Reserved Terminal Signaling

The CardBus interface has reserved terminals. Usually the CardBus controller drives these terminals low. If the CBRSVD bit (system control register, PCI offset 80h, bit 22) is set to 0, then the CardBus reserved terminal signals are in a high-impedance state when a CardBus card is inserted in the socket.

1.1.12.5 Memory Burst R/W Operation Control

Memory read bursting is controlled via the MRBURSTDN bit (system control register, PCI offset 80h, bit 15) for downstream burst transactions (PCI-to-PC Card) and the MRBURSTUP bit (system control register, PCI offset 80h, bit 14) for upstream burst transactions (PC Card-to-PCI). Memory write bursting is controlled via the POSTEN bit (bridge control register, PCI offset 3Eh, bit 10). This bit enables write posting if disabled. No write data can be accepted (including burst writes) until any previous write data has been forwarded to its destination. By default, write posting and upstream read bursts are disabled.

1.1.12.6 Power Savings Mode

The PCI445X device has a proprietary power-saving mode. It can be disabled by changing the PWRSAVINGS bit (system control register, PCI offset 80h, bit 6) to 0. When this bit is enabled (default), PCI CLOCK is internally gated for a nonfunctioning circuit. For example, the CardBus interface does not function when a 16-bit card is inserted. This power-saving mode will not degrade performance; therefore, the default setting is recommended.

1.1.12.7 PME/RI_OUT Terminal Control Clarification

PME/RI_OUT terminal can be set up to signal a combination of these events. The terminal is set up using the PME/RI_OUT bit (system control register, PCI offset 80h, bit 0), the RIENB bit (card control register, PCI offset 91h, bit 7), and PME enable bit (power management control/status, PCI offset A4h, bit 8). If the terminal is set up as RI_OUT and RIENB has ring indicate enabled, then this signal follows the RI_OUT signal for 16-bit I/O cards. If RIENB has ring indicate disabled but PME has PME enabled, then this line reflects the state of the PMESTAT bit (power management control/status, PCI offset A4h, bit 15). If both PME and ring indicate are disabled, then the line remains high. If the line is configured as PME and PME is enabled, then this line follows the state of the PMESTAT bit; otherwise, the line remains high.

1.1.12.8 CLKRUN Control

PCLK can be kept running using CLKRUN protocol by setting the KEEPCLK bit (system control register, PCI offset 80h, bit 1) to 1.

1-6

Page 15 Page 17
Image 16
Page 15 Page 17
Contents Implementation Guide Important Notice Read This First About This ManualCsr ±a /user/ti/simuboard/utilities Related Documentation From Texas Instruments Page Contents Viii Figures Tables PCI445X Device Topic±1. Typical System Architecture System Features Selection Socket Power Switches Optional PCI SignalsPCI and ISA Style Interrupt Distributed DMA DdmaSocket Activity LEDs MFUNC7±MFUNC0 Terminal AssignmentsMiscellaneous Functions Description Serialized Interrupt ControlCardBus Reserved Terminal Signaling Power Savings ModeAsynchronous CSC Interrupt Generation Memory Burst R/W Operation ControlSocket Power Lock 12.9 SMI12.11VCC Protection ZV Port Control and Auto Detect FunctionSystem Implementation Clamping RailsPCI Bus Interface PERR, SERR, and LockPrst PCI reset and Grst Global reset INTA, INTB, and Intc4 2-Wire I2C Interface for Eeprom Socket power supplyPC Card Interface Damping resistor on Cclk terminal±1. Registers and Bits Loadable Through Serial Eeprom EepromSample PCI445X Eeprom Data File System Implementation 1 P2C Interface for TPS22X6 Power Switch Zoomed Video ZV InterfaceInterrupt Signaling Interface Miscellaneous SignalsRequirement of Pullup/Pulldown Resistors ±2. PC Card Interface Pullup Resistor List² ³±3. PCI Bus Interface Pullup Resistor List ±4. Miscellaneous Terminals Pullup Resistor List±5. Required Pullup/Pulldown Resistors LPSInitialization Bios ConsiderationsPCI Standard Registers Initialization System Sleeping State Consideration PCI TI Proprietary Registers InitializationRegister save/restore Docking System ConsiderationImportant Information Global Reset Only Bits, PME Context Bits TopicGlobal Reset Only Bits/PME Context Bits Table A±1.Global Reset Only Cleared BitsTable A±2.PME Context Bits Page PME and RI Behavior Table B±1.CardBus Ctschg and Wake-Up Signals Truth Table PME and RI BehaviorPCI445X Buffer Types Signal Name Terminal Type PCI445X Buffer TypesACVS2 BCAD22 GND PHYDATA6 ZVUV4 TSO Table C±2. Buffer Type Abbreviations Buffer Type Description
Top Page Image Contents