Cypress CY7C1916JV18 Logic Block Diagram CY7C1318JV18, Logic Block Diagram CY7C1320JV18, Bws

Page 3

CY7C1316JV18, CY7C1916JV18

CY7C1318JV18, CY7C1320JV18

Logic Block Diagram (CY7C1318JV18)

Burst

Logic

A(19:0)

A(19:1)

Address

CLK

K Gen.

DOFF

VREF
		Control


R/W
R/W		Logic
		Logic
BWS
BWS	[1:0]

	Write	Write
DecodeAdd.Write	Reg	Reg	DecodeAdd.Read
DecodeAdd.Write	512Kx18Array	512Kx18Array	DecodeAdd.Read	Logic	18
					18
				Output	R/W
	Read Data Reg.			Control	C
	Read Data Reg.				C
					C


36							CQ
18		Reg.	Reg.	18			CQ

	18				18
				18		DQ[17:0]


		Reg.

Logic Block Diagram (CY7C1320JV18)

Burst

Logic

A(18:0)

A(18:1)

Address

CLK

K Gen.

DOFF

VREF
		Control


R/W
R/W		Logic
		Logic
BWS
BWS	[3:0]

	Write	Write
DecodeAdd.Write	Reg	Reg	DecodeAdd.Read
DecodeAdd.Write	256Kx36Array	256Kx36Array	DecodeAdd.Read	Logic	36
					36
				Output	R/W
	Read Data Reg.			Control	C
	Read Data Reg.				C
					C


72							CQ
36		Reg.	Reg.	36			CQ

	36				36
				36		DQ[35:0]




		Reg.

Document Number: 001-15271 Rev. *B

Page 3 of 26

[+] Feedback

Image 3

Contents Selection Guide FeaturesConfigurations Functional DescriptionCLK Logic Block Diagram CY7C1316JV18Logic Block Diagram CY7C1916JV18 DoffLogic Block Diagram CY7C1318JV18 Logic Block Diagram CY7C1320JV18BWS CY7C1916JV18 2M x Pin ConfigurationBall Fbga 13 x 15 x 1.4 mm Pinout CY7C1316JV18 2M xCY7C1320JV18 512K x CY7C1318JV18 1M xPin Definitions Pin Name Pin DescriptionSynchronous Read/Write Input. When TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device Is Referenced with Respect toFunctional Overview SRAM#2 Application ExampleEcho Clocks SRAM#1 ZQWrite Cycle Descriptions BWS0 BWS1NWS0 NWS1 BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramTCK TAP Controller Block DiagramTAP Electrical Characteristics TDITAP Timing and Test Conditions TAP AC Switching CharacteristicsIdentification Register Definitions Scan Register SizesInstruction Codes Bit # Bump ID Boundary Scan OrderPower Up Sequence in DDR-II Sram Power Up SequenceDLL Constraints Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics AC Electrical CharacteristicsParameter Description Test Conditions Max Unit CapacitanceThermal Resistance AC Test Loads and WaveformsCypress Consortium Description 300 MHz Unit Parameter Min MaxDLL Timing NOP Write Read Switching WaveformsNOP ReadOrdering Information Ball Fbga 13 x 15 x 1.40 mm Package DiagramREV ECN no Issue ORIG. Description of Change Date VKN/KKVTMPVKN/AESA