Cypress CY7C1541V18, CY7C1543V18 Write cycle description table for CY7C1556V18 follows, Device

Page 11

CY7C1541V18, CY7C1556V18

CY7C1543V18, CY7C1545V18

The write cycle description table for CY7C1556V18 follows. [3, 11]

Write Cycle Descriptions

BWS0

K

K

 

L

L–H

–

During the Data portion of a write sequence, the single byte (D[8:0]) is written into the device.

L

–

L–H

During the Data portion of a write sequence, the single byte (D[8:0]) is written into the device.

H

L–H

–

No data is written into the device during this portion of a write operation.

 

 

 

 

H

–

L–H

No data is written into the device during this portion of a write operation.

 

 

 

 

The write cycle description table for CY7C1545V18 follows. [3, 11]

Write Cycle Descriptions

 

BWS0

 

BWS1

 

BWS2

 

BWS3

K

 

K

Comments

 

L

 

L

 

L

 

L

L–H

 

–

During the Data portion of a write sequence, all four bytes (D[35:0]) are written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device.

 

L

 

L

 

L

 

L

–

L–H

During the Data portion of a write sequence, all four bytes (D[35:0]) are written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device.

 

L

 

H

 

H

 

H

L–H

 

–

During the Data portion of a write sequence, only the lower byte (D[8:0]) is written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device. D[35:9] remains unaltered.

 

L

 

H

 

H

 

H

–

L–H

During the Data portion of a write sequence, only the lower byte (D[8:0]) is written

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

into the device. D[35:9] remains unaltered.

 

H

 

L

 

H

 

H

L–H

 

–

During the Data portion of a write sequence, only the byte (D[17:9]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[8:0] and D[35:18] remains unaltered.

 

H

 

L

 

H

 

H

–

L–H

During the Data portion of a write sequence, only the byte (D[17:9]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[8:0] and D[35:18] remains unaltered.

 

H

 

H

 

L

 

H

L–H

 

–

During the Data portion of a write sequence, only the byte (D[26:18]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[17:0] and D[35:27] remains unaltered.

 

H

 

H

 

L

 

H

–

L–H

During the Data portion of a write sequence, only the byte (D[26:18]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[17:0] and D[35:27] remains unaltered.

 

H

 

H

 

H

 

L

L–H

 

–

During the Data portion of a write sequence, only the byte (D[35:27]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[26:0] remains unaltered.

 

H

 

H

 

H

 

L

–

L–H

During the Data portion of a write sequence, only the byte (D[35:27]) is written into

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

the device. D[26:0] remains unaltered.

 

H

 

H

 

H

 

H

L–H

 

–

No data is written into the device during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

H

 

H

 

H

 

H

–

L–H

No data is written into the device during this portion of a write operation.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Document Number: 001-05389 Rev. *F

Page 11 of 28

[+] Feedback

Page 10 Page 12
Image 11
Page 10 Page 12
Contents Selection Guide FeaturesConfigurations Functional DescriptionDoff Logic Block Diagram CY7C1541V18Logic Block Diagram CY7C1556V18 Logic Block Diagram CY7C1545V18 Logic Block Diagram CY7C1543V18CY7C1556V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1541V18 8M xCY7C1545V18 4M x CY7C1543V18 4M xWPS BWS Negative Input Clock Input Pin DefinitionsPin Name Pin Description TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for JtagByte Write Operations Functional OverviewRead Operations Write OperationsProgrammable Impedance Valid Data Indicator QvldApplication Example Depth ExpansionComments Truth TableWrite Cycle Descriptions OperationInto the device. D359 remains unaltered Write cycle description table for CY7C1556V18 followsWrite cycle description table for CY7C1545V18 follows DeviceIeee 1149.1 Serial Boundary Scan Jtag Sample Z State diagram for the TAP controller follows.12 TAP Controller State DiagramTAP Electrical Characteristics TAP Controller Block DiagramTAP Timing and Test Conditions TAP AC Switching CharacteristicsInstruction Code Description Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBit # Bump ID DLL Constraints Power Up Sequence in QDR-II+ SramPower Up Sequence Operating Range Electrical CharacteristicsDC Electrical Characteristics Maximum RatingsParameter Description Test Conditions Max Unit AC Electrical CharacteristicsCapacitance Thermal Resistance Junction to Case Thermal ResistanceParameter Description Test Conditions Fbga Unit High Switching CharacteristicsConsortium Description 375 MHz 333 MHz 300 MHz Unit Parameter Min MaxRead/Write/Deselect Sequence 31, 32 Switching WaveformsOrdering Information 300 Ball Fbga 15 x 17 x 1.4 mm Package DiagramVKN/FSU VEEIGS NXR
Top Page Image Contents