Cypress CY7C1543V18, CY7C1545V18 manual Switching Waveforms, Read/Write/Deselect Sequence 31, 32

Page 24

CY7C1541V18, CY7C1556V18

CY7C1543V18, CY7C1545V18

Switching Waveforms

Read/Write/Deselect Sequence [31, 32, 33]

Figure 5. Waveform for 2.0 Cycle Read Latency

NOP	READ	WRITE	READ	WRITE	NOP
1	2	3	4	5	6	7	8

tKH

tKL tCYC tKHKH

RPS
tSC tHC	t SC tHC

WPS

QVLD

A0	A1	A2		A3
tSA tHA	t	HD		tSD		tHD
tSA tHA	t SD	HD		tSD
	t SD
		D10	D11	D12	D13	D30	D31	D32	D33
	tQVLD
			tCO		tDOH			tCQDOH
		tCLZ	tCO			tCQD		tCQDOH
		tCLZ				tCQD

tQVLD

tCHZ

Q00Q01Q02 Q03Q20 Q21 Q22Q23

(Read Latency = 2.0 Cycles)			t
		tCQOH	CCQO

tCQH tCQHCQH		t	CCQO
	tCQOH

DON’T CARE

UNDEFINED

Notes

31.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.

32.Outputs are disabled (High-Z) one clock cycle after a NOP.

33.In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, and Q23 = D13. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document Number: 001-05389 Rev. *F

Page 24 of 28

[+] Feedback

Image 24

Contents Features ConfigurationsFunctional Description Selection GuideLogic Block Diagram CY7C1541V18 Logic Block Diagram CY7C1556V18Doff Logic Block Diagram CY7C1543V18 Logic Block Diagram CY7C1545V18Pin Configuration Ball Fbga 15 x 17 x 1.4 mm PinoutCY7C1541V18 8M x CY7C1556V18 8M xCY7C1543V18 4M x WPS BWSCY7C1545V18 4M x Pin Definitions Pin Name Pin DescriptionNegative Input Clock Input Power Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceTDO for Jtag TCK Pin for JtagFunctional Overview Read OperationsWrite Operations Byte Write OperationsValid Data Indicator Qvld Application ExampleDepth Expansion Programmable ImpedanceTruth Table Write Cycle DescriptionsOperation CommentsWrite cycle description table for CY7C1556V18 follows Write cycle description table for CY7C1545V18 followsDevice Into the device. D359 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Sample Z TAP Controller State Diagram State diagram for the TAP controller follows.12TAP Controller Block Diagram TAP Electrical CharacteristicsTAP AC Switching Characteristics TAP Timing and Test ConditionsIdentification Register Definitions Scan Register SizesRegister Name Bit Size Instruction Code DescriptionBit # Bump ID Power Up Sequence in QDR-II+ Sram Power Up SequenceDLL Constraints Electrical Characteristics DC Electrical CharacteristicsMaximum Ratings Operating RangeAC Electrical Characteristics CapacitanceParameter Description Test Conditions Max Unit Thermal Resistance Parameter Description Test Conditions Fbga UnitThermal Resistance Junction to Case Switching Characteristics Consortium Description 375 MHz 333 MHz 300 MHz UnitParameter Min Max HighSwitching Waveforms Read/Write/Deselect Sequence 31, 32Ordering Information 300 Package Diagram Ball Fbga 15 x 17 x 1.4 mmVEE IGSNXR VKN/FSU