Cypress CY7C1541V18, CY7C1543V18 TAP Controller Block Diagram, TAP Electrical Characteristics

Page 15

CY7C1541V18, CY7C1556V18 CY7C1543V18, CY7C1545V18

TAP Controller Block Diagram


																						0
																						0

																			Bypass Register

TDI						Selection													2	1		0					Selection
																			2	1		0

														Instruction Register
						Circuitry								Instruction Register
																											Circuitry
												31		30	29	.	.		2	1		0					Circuitry



														Identification Register

												108		.	.	.	.		2	1		0



														Boundary Scan Register

	TCK

																TAP Controller

	TMS
	TMS

TDO

TAP Electrical Characteristics

Over the Operating Range [13, 14, 15]

Parameter	Description	Test Conditions	Min	Max	Unit
VOH1	Output HIGH Voltage	IOH = −2.0 mA	1.4		V
VOH2	Output HIGH Voltage	IOH = −100 μA	1.6		V
VOL1	Output LOW Voltage	IOL = 2.0 mA		0.4	V
VOL2	Output LOW Voltage	IOL = 100 μA		0.2	V
VIH	Input HIGH Voltage		0.65VDD	VDD + 0.3	V
VIL	Input LOW Voltage		–0.3	0.35VDD	V
IX	Input and Output Load Current	GND ≤ VI ≤ VDD	–5	5	μA

Notes

13.These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.

14.Overshoot: VIH(AC) < VDDQ + 0.35V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > −0.3V (Pulse width less than tCYC/2).

15.All Voltage referenced to Ground.

Document Number: 001-05389 Rev. *F

Page 15 of 28

[+] Feedback

Image 15

Contents Selection Guide FeaturesConfigurations Functional DescriptionLogic Block Diagram CY7C1541V18 Logic Block Diagram CY7C1556V18Doff Logic Block Diagram CY7C1545V18 Logic Block Diagram CY7C1543V18CY7C1556V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1541V18 8M xCY7C1543V18 4M x WPS BWSCY7C1545V18 4M x Pin Definitions Pin Name Pin DescriptionNegative Input Clock Input TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for JtagByte Write Operations Functional OverviewRead Operations Write OperationsProgrammable Impedance Valid Data Indicator QvldApplication Example Depth ExpansionComments Truth TableWrite Cycle Descriptions OperationInto the device. D359 remains unaltered Write cycle description table for CY7C1556V18 followsWrite cycle description table for CY7C1545V18 follows DeviceIeee 1149.1 Serial Boundary Scan Jtag Sample Z State diagram for the TAP controller follows.12 TAP Controller State DiagramTAP Electrical Characteristics TAP Controller Block DiagramTAP Timing and Test Conditions TAP AC Switching CharacteristicsInstruction Code Description Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBit # Bump ID Power Up Sequence in QDR-II+ Sram Power Up SequenceDLL Constraints Operating Range Electrical CharacteristicsDC Electrical Characteristics Maximum RatingsAC Electrical Characteristics CapacitanceParameter Description Test Conditions Max Unit Thermal Resistance Parameter Description Test Conditions Fbga UnitThermal Resistance Junction to Case High Switching CharacteristicsConsortium Description 375 MHz 333 MHz 300 MHz Unit Parameter Min MaxRead/Write/Deselect Sequence 31, 32 Switching WaveformsOrdering Information 300 Ball Fbga 15 x 17 x 1.4 mm Package DiagramVKN/FSU VEEIGS NXR