Cypress CY7C68014A, CY7C68013, CY7C68015A manual Slave Fifo Synchronous Read Timing Diagram20

Cypress CY7C68014A, CY7C68013, CY7C68015A, CY7C68016A manual Epie Cypress CY7C68013, CY7C68015A, CY7C68016A, CY7C68014A manual EP0CS Cypress CY7C68015A, CY7C68013, CY7C68016A, CY7C68014A manual E6CB Flowstb Cypress CY7C68016A, CY7C68013, CY7C68015A, CY7C68014A manual DPL0 Cypress CY7C68014A, CY7C68013, CY7C68015A, CY7C68016A manual = both read/write bit Cypress CY7C68013, CY7C68015A manual Absolute Maximum Ratings, Operating Conditions, Thermal Characteristics, ΘJc + θCa Cypress CY7C68015A, CY7C68013, CY7C68016A, CY7C68014A DC Characteristics, AC Electrical Characteristics, USB Transceiver Cypress CY7C68016A, CY7C68013, CY7C68015A manual Clkout, Program Memory Read Parameters Description Min Typ Max Unit Cypress CY7C68014A, CY7C68013, CY7C68015A, CY7C68016A CLKOUT17, Data Memory Read Parameters Description Min Typ Max Unit Cypress CY7C68013, CY7C68015A, CY7C68016A, CY7C68014A Stretch =, Data Memory Write Parameters Description Min Max Unit Cypress CY7C68015A, CY7C68013, CY7C68016A manual Portc Strobe Feature Timings, WR# Strobe Function when Portc is Accessed by Cypress CY7C68016A, CY7C68013, CY7C68015A, CY7C68014A manual Gpif Synchronous Signals Timing Diagram20 Cypress CY7C68014A, CY7C68013, CY7C68015A, CY7C68016A manual Slave Fifo Synchronous Read Timing Diagram20 Cypress CY7C68013, CY7C68015A, CY7C68016A, CY7C68014A manual Slave Fifo Asynchronous Read Timing Diagram20 Cypress CY7C68015A, CY7C68013, CY7C68016A, CY7C68014A manual Slave Fifo Synchronous Write Timing Diagram20 Cypress CY7C68016A, CY7C68013, CY7C68015A manual Slave Fifo Asynchronous Write, Slave Fifo Synchronous Packet End Strobe Cypress CY7C68014A Slave Fifo Asynchronous Packet End Strobe, Slave Fifo Synchronous Write Sequence and Timing Diagram Cypress CY7C68013, CY7C68015A, CY7C68016A, CY7C68014A manual Slave Fifo Output Enable, Slave Fifo Address to Flags/Data Cypress CY7C68015A Slave Fifo Synchronous Address, Slave Fifo Asynchronous Address, RD/WR/PKTEND to FIFOADR10 Hold Time Cypress CY7C68016A, CY7C68013, CY7C68015A, CY7C68014A manual Sequence Diagram, Single and Burst Synchronous Read Example Cypress CY7C68014A, CY7C68013, CY7C68015A, CY7C68016A manual Single and Burst Synchronous Write Cypress CY7C68013, CY7C68015A, CY7C68016A, CY7C68014A manual Sequence Diagram of a Single and Burst Asynchronous Read Cypress CY7C68015A, CY7C68013, CY7C68016A, CY7C68014A manual Sequence Diagram of a Single and Burst Asynchronous Write Cypress CY7C68016A, CY7C68013 manual Ordering Information, Ideal for battery powered applications, Development Tool Kit Cypress CY7C68014A, CY7C68013, CY7C68015A, CY7C68016A manual Package Diagrams, Lead Shrunk Small Outline Package O56 Cypress CY7C68013, CY7C68015A, CY7C68016A, CY7C68014A manual Lead QFN 8 x 8 mm LF56A Cypress CY7C68015A, CY7C68013, CY7C68016A, CY7C68014A manual Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm A100RA Cypress CY7C68016A, CY7C68013, CY7C68015A, CY7C68014A manual Lead Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm A128 Cypress CY7C68014A, CY7C68013, CY7C68015A manual PCB Layout Recommendations, Vfbga 5 x 5 x 1.0 mm 0.50 Pitch, 0.30 Ball BZ56 Cypress CY7C68013, CY7C68015A, CY7C68016A, CY7C68014A manual Quad Flat Package No Leads QFN Package Design Notes Cypress CY7C68015A, CY7C68013, CY7C68016A, CY7C68014A manual Issue Orig. Description of Change Date Cypress CY7C68016A, CY7C68013, CY7C68015A, CY7C68014A manual Cmcc, Pyrs
Page 43

CY7C68013A, CY7C68014A

CY7C68015A, CY7C68016A

10.7 Slave FIFO Synchronous Read

Figure 18. Slave FIFO Synchronous Read Timing Diagram[20]

tIFCLK

IFCLK

tSRD

SLRD

FLAGS

tRDH

tXFLG

DATA N

tOEon

SLOE

N+1

 

tXFD

tOEoff

Table 20. Slave FIFO Synchronous Read Parameters with Internally Sourced IFCLK[21]

Parameter

Description

Min

 

Max

Unit

tIFCLK

IFCLK Period

20.83

 

 

ns

tSRD

SLRD to Clock Setup Time

18.7

 

 

ns

tRDH

Clock to SLRD Hold Time

0

 

 

ns

tOEon

SLOE Turn-on to FIFO Data Valid

 

 

10.5

ns

tOEoff

SLOE Turn-off to FIFO Data Hold

 

 

10.5

ns

tXFLG

Clock to FLAGS Output Propagation Delay

 

 

9.5

ns

tXFD

Clock to FIFO Data Output Propagation Delay

 

 

11

ns

Table 21. Slave FIFO Synchronous Read Parameters with Externally Sourced IFCLK[21]

 

 

Parameter

Description

Min.

 

Max.

Unit

tIFCLK

IFCLK Period

20.83

 

200

ns

tSRD

SLRD to Clock Setup Time

12.7

 

 

ns

tRDH

Clock to SLRD Hold Time

3.7

 

 

ns

tOEon

SLOE Turn-on to FIFO Data Valid

 

 

10.5

ns

tOEoff

SLOE Turn-off to FIFO Data Hold

 

 

10.5

ns

tXFLG

Clock to FLAGS Output Propagation Delay

 

 

13.5

ns

tXFD

Clock to FIFO Data Output Propagation Delay

 

 

15

ns

Document #: 38-08032 Rev. *L

Page 43 of 62

[+] Feedback

Page 42 Page 44
Image 43
Page 42 Page 44
Contents Cypress Semiconductor Corporation 198 Champion Court Features CY7C68013A/14A/15A/16AFeatures CY7C68013A/14A only Logic Block DiagramFeatures CY7C68015A/16A only Functional Overview ApplicationsInterrupt System USB Boot MethodsBus-powered Applications ReNumerationPriority INT2VEC Value Source INT2 USB InterruptsFIFO/GPIF Interrupt INT4 Reset Pin Reset and WakeupProgram/Data RAM Reset Timing Values ConditionInternal Code Memory, EA = Inside FX2LP Outside FX2LPExternal Code Memory, EA = Register AddressesSize × 64 bytes Endpoints 0 × 512 bytes Setup Data BufferEndpoint Configurations High -speed Mode Endpoint RAMArchitecture 12.5 Default Full-Speed Alternate SettingsMaster/Slave Control Signals External Fifo InterfaceUSB Uploads and Downloads Autopointer AccessECC Generation7 GpifPackage Description 18 I2C ControllerCompatible with Previous Generation EZ-USB FX2 Part Number Conversion TablePE1 Pin Assignments20 CY7C68013A/14A and CY7C68015A/16A Differences Ifclk PE0128 Pin Tqfp CY7C68013A/CY7C68014ACY7C68013A/CY7C68014A CY7C68013A/CY7C68014A 56-pin Ssop Pin Assignment CY7C68013A/CY7C68014A 56-pin SsopCY7C68015A/CY7C68016A Pin QFN CY7C68013A 56-pin Vfbga Pin Assignment Top View CY7C68013A/15A Pin Descriptions FX2LP Pin Descriptions 128 100 56 VF Name Type DefaultFX2LP Pin Descriptions 56 VF Name Type Default DescriptionPort FIFOADR1 IFCONFIG1..0WU2 FIFOADR0PORTCCFG.1 GPIFADR0PORTCCFG.0 GPIFADR1T2OUT Port ET0OUT T1OUTGPIFADR8 RXD1OUTINT6 T2EXCTL4 FlagbFlagc CTL3Ground FX2LP Register Summary Register SummaryRegister can only be reset, it cannot be set Epie EP0CS E6CB Flowstb DPL0 = both read/write bit ΘJc + θCa Thermal CharacteristicsAbsolute Maximum Ratings Operating ConditionsAC Electrical Characteristics DC CharacteristicsUSB Transceiver Clkout Program Memory ReadProgram Memory Read Parameters Description Min Typ Max Unit CLKOUT17 Data Memory ReadData Memory Read Parameters Description Min Typ Max Unit Stretch = Data Memory WriteData Memory Write Parameters Description Min Max Unit WR# Strobe Function when Portc is Accessed by Portc Strobe Feature TimingsGpif Synchronous Signals Timing Diagram20 Gpif Synchronous SignalsSlave Fifo Synchronous Read Slave Fifo Synchronous Read Timing Diagram20Slave Fifo Asynchronous Read Slave Fifo Asynchronous Read Timing Diagram20Slave Fifo Synchronous Write Slave Fifo Synchronous Write Timing Diagram20Slave Fifo Synchronous Packet End Strobe Slave Fifo Asynchronous WriteSlave Fifo Asynchronous Packet End Strobe Slave Fifo Synchronous Write Sequence and Timing DiagramSlave Fifo Address to Flags/Data Slave Fifo Output EnableRD/WR/PKTEND to FIFOADR10 Hold Time FIFOADR10 to SLRD/SLWR/PKTEND Setup TimeSlave Fifo Synchronous Address Slave Fifo Asynchronous AddressSingle and Burst Synchronous Read Example Sequence Diagram10.17.2 Single and Burst Synchronous Write Slave Fifo Asynchronous Read Sequence and Timing Diagram20 Sequence Diagram of a Single and Burst Asynchronous ReadSlave Fifo Asynchronous Write Sequence and Timing Diagram20 Sequence Diagram of a Single and Burst Asynchronous WriteDevelopment Tool Kit Ideal for battery powered applicationsIdeal for non-battery powered applications Ordering InformationLead Shrunk Small Outline Package O56 Package DiagramsLead QFN 8 x 8 mm LF56A Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm A100RA Lead Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm A128 Vfbga 5 x 5 x 1.0 mm 0.50 Pitch, 0.30 Ball BZ56 PCB Layout RecommendationsCross-section of the Area Underneath the QFN Package Quad Flat Package No Leads QFN Package Design NotesIssue Orig. Description of Change Date Pyrs Cmcc

CY7C68016A, CY7C68014A, CY7C68015A, CY7C68013 specifications

The Cypress CY7C68013, CY7C68015A, CY7C68014A, and CY7C68016A are part of Cypress Semiconductor's EZ-USB family of microcontrollers, known for their high performance and flexibility in USB applications. These devices are primarily used for USB interfacing and have gained popularity in various industries due to their robust features and capabilities.

One of the main features of the CY7C68013 is its Dual FIFO architecture, allowing for efficient data transfer between USB and the system memory. This feature optimizes throughput and reduces CPU overhead, making it an excellent choice for applications that require high-speed data exchange, such as video streaming, data acquisition, and industrial automation. The device is equipped with a USB 2.0 interface which supports full-speed operation at 12 Mbps, ensuring compatibility with a wide range of USB devices.

The CY7C68015A, a similar variant, offers additional memory options, providing users with the flexibility to select the necessary capacity for their specific applications. This part is particularly useful in scenarios that demand more users or higher data storage, making it ideal for complex USB peripherals like printers and multifunction devices. Moreover, it includes a unique capability of upgradeable firmware, ensuring that the device remains relevant and functional as technology evolves.

In contrast, the CY7C68014A stands out with its support for isochronous data transfers, making it suitable for real-time applications that require timely data delivery. This is particularly important in audio and video applications where delays can impact performance. The device incorporates advanced power management features, allowing it to operate efficiently both in low and high-power modes.

Lastly, the CY7C68016A integrates enhanced security features, positioning it as an ideal choice for applications that require data integrity and protection against unauthorized access. It supports various encryption standards and provides secure boot capabilities, making it suitable for secure environments such as financial transactions and sensitive data processing.

In summary, the CY7C68013, CY7C68015A, CY7C68014A, and CY7C68016A microcontrollers offer a versatile suite of features that cater to a wide array of USB applications. Their design emphasizes performance, flexibility, and security, making them essential components in today's rapidly evolving technology landscape. Whether in consumer electronics, industrial automation, or specialized applications, these devices provide the reliability and efficiency that engineers and developers require.
Top Page Image Contents