Cypress CY7C604XX manual Vss Supply ground No connection, Vdd Supply voltage No connection

Page 10

CY7C604XX

Table 3. 48-Pin Part Pinout (QFN) (continued)

Pin No.

Type

Name

Description

18

Power

Vss

Supply ground

 

 

 

 

19

NC

NC

No connection

 

 

 

 

20

NC

NC

No connection

 

 

 

 

21

Power

Vdd

Supply voltage

 

 

 

 

22

IOHR

P1[0](3, 4)

Digital I/O, ISSP DATA, I2C SDA, SPI CLK

23

IOHR

P1[2]

Digital I/O

 

 

 

 

24

IOHR

P1[4]

Digital I/O, optional external clock input (EXTCLK)

 

 

 

 

25

IOHR

P1[6]

Digital I/O

 

 

 

 

26

XRES

Ext Reset

Active high external reset with internal pull down

 

 

 

 

27

I/O

P3[0]

Digital I/O

 

 

 

 

28

I/O

P3[2]

Digital I/O

 

 

 

 

29

I/O

P3[4]

Digital I/O

 

 

 

 

30

I/O

P3[6]

Digital I/O

 

 

 

 

31

I/O

P4[0]

Digital I/O

 

 

 

 

32

I/O

P4[2]

Digital I/O

 

 

 

 

33

I/O

P2[0]

Digital I/O

 

 

 

 

34

I/O

P2[2]

Digital I/O

 

 

 

 

35

I/O

P2[4]

Digital I/O

 

 

 

 

36

I/O

P2[6]

Digital I/O

 

 

 

 

37

IOH

P0[0]

Digital I/O

 

 

 

 

38

IOH

P0[2]

Digital I/O

 

 

 

 

39

IOH

P0[4]

Digital I/O

 

 

 

 

40

IOH

P0[6]

Digital I/O

 

 

 

 

41

Power

Vdd

Supply voltage

 

 

 

 

42

NC

NC

No connection

 

 

 

 

43

NC

NC

No connection

 

 

 

 

44

IOH

P0[7]

Digital I/O

 

 

 

 

45

IOH

P0[5]

Digital I/O

 

 

 

 

46

IOH

P0[3]

Digital I/O

 

 

 

 

47

Power

Vss

Supply ground

 

 

 

 

48

IOH

P0[1]

Digital I/O

 

 

 

 

CP

Power

Vss

Center pad must be connected to ground

 

 

 

 

LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

Document Number: 001-12395 Rev *H

Page 10 of 30

[+] Feedback

Image 10
Contents EnCoRe FeaturesEnCoRe V LV Block Diagram Low VoltageEnCoRe V LV Core Functional Overview Getting StartedAdditional System Resources Development Tools PSoC Designer Software SubsystemsSelect Components Configure ComponentsDesigning with PSoC Designer Organize and ConnectUnits of Measure Document ConventionsAcronyms Used Numeric NamingPin Configuration Pin Part PinoutVss Ground connection Pin Part Pinout QFN Pin No Type Name DescriptionP16 Digital I/O P02 Digital I/O P30 Digital I/O P32 P20 P22 P24 P26P00 Digital I/O P06 Digital I/OTop View P15 Digital I/O, I2C SDA, SPI Miso No connectionVss Supply ground Vss Supply ground No connectionVdd Supply voltage No connection P01 Digital I/ORegister Mapping Tables Register ReferenceRegister Conventions Register Conventions DescriptionName Addr 0,Hex Access Register Map Bank 0 Table User SpaceRegister Map Bank 1 Table Configuration Space Name Addr 1,Hex AccessElectrical Specifications Units of Measure Symbol Unit of MeasureADC Electrical Specifications Maximum Ratings DC Electrical CharacteristicsDC Chip Level Specifications Operating ConditionsDC General Purpose I/O Specifications Vdd Port 2 or 3 Pins Current in all I/Os High Output VoltageInput Low Voltage Vdd Sink current on odd port pins for Example, P03 and P15Input High Voltage Vdd Input Hysteresis Voltage DC POR and LVD Specifications DC Programming SpecificationsAC Chip Level Specifications AC Electrical CharacteristicsAC General Purpose IO Specifications AC External Clock Specifications AC Programming SpecificationsAC SPI Specifications Symbol Description Min Typ Max Units AC SPI SpecificationsWidth of SS Negated Between Transmissions AC I2C Specifications Package Diagram Packaging DimensionsPin 5 x 5 x 0.55 mm QFN Package Handling 125Thermal Impedances Solder Reflow Peak TemperatureOrdering Information Document History Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC Solutions