|
|
|
|
|
|
| CY7C604XX | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
DC POR and LVD Specifications |
|
|
|
|
| |||
Table 13 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges. |
|
| ||||||
Table 13. DC POR and LVD Specifications |
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
Symbol |
|
| Description | Min | Typ | Max |
| Units |
| Vdd Value for PPOR Trip(9) |
|
|
|
|
| ||
VPPOR0 | PORLEV[1:0] = 00b, HPOR = 0 | 1.61 | 1.66 | 1.71 |
| V | ||
VPPOR1 | PORLEV[1:0] = 00b, HPOR = 1 |
| 2.36 | 2.41 |
| V | ||
VPPOR2 | PORLEV[1:0] = 01b, HPOR = 1 |
| 2.60 | 2.66 |
| V | ||
VPPOR3 | PORLEV[1:0] = 10b, HPOR = 1 |
| 2.82 | 2.95 |
| V | ||
| Vdd Value for LVD Trip |
|
|
|
|
| ||
VLVD0 | VM[2:0] = 000b(10) | 2.40 | 2.45 | 2.51 |
| V | ||
VLVD1 | VM[2:0] = 001b(11) | 2.64 | 2.71 | 2.78 |
| V | ||
VLVD2 | VM[2:0] = 010b(12) | 2.85 | 2.92 | 2.99 |
| V | ||
VLVD3 | VM[2:0] = 011b | 2.95 | 3.02 | 3.09 |
| V | ||
VLVD4 | VM[2:0] = 100b | 3.06 | 3.13 | 3.20 |
|
| ||
VLVD5 | VM[2:0] = 101b | 1.84 | 1.9 | 2.32 |
|
| ||
VLVD6 | VM[2:0] = 110b(13) | 1.75 | 1.8 | 1.84 |
|
| ||
DC Programming Specifications
Table 14 lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.
Table 14. DC Programming Specifications
Symbol | Description | Min | Typ | Max | Units |
VddIWRITE | Supply Voltage for Flash Write Operations | 1.71 | – | – | V |
IDDP | Supply Current During Programming or Verify | – | 5 | 25 | mA |
VILP | Input Low Voltage During Programming or Verify | – | – | VIL | V |
VIHP | Input High Voltage During Programming or Verify | VIH | – | – | V |
IILP | Input Current when Applying Vilp to P1[0] or P1[1] During | – | – | 0.2 | mA |
| Programming or Verify(14) |
|
|
|
|
IIHP | Input Current when Applying Vihp to P1[0] or P1[1] | – | – | 1.5 | mA |
| During Programming or Verify(14) |
|
|
|
|
VOLV | Output Low Voltage During Programming or Verify | – | – | Vss + 0.75 | V |
VOHV | Output High Voltage During Programming or Verify | VOH(13) | – | Vdd | V |
FlashENPB | Flash Write Endurance(16) | 50,000 | – | – | Cycles |
FlashDR | Flash Data Retention(17) | 10 | 20 | – | Years |
Notes
9.Vdd must be greater than or equal to 1.71V during startup, reset from the XRES pin, or reset from watchdog.
10.Always greater than 50 mV above VPPOR1 for falling supply.
11.Always greater than 50 mV above VPPOR2 for falling supply.
12.Always greater than 50 mV above VPPOR3 for falling supply.
13.Always greater than 50 mV above VPPOR0 voltage for falling supply.
14.Driving internal pull down resistor.
15.See appropriate DC General Purpose I/O Specifications table. For Vdd > 3V use VOH4 in Table 10 on page 17
16.Erase/write cycles per block.
17.Following maximum Flash write cycles at Tamb = 55C and Tj = 70C.
Document Number: | Page 20 of 30 |
[+] Feedback