Cypress CY62157EV30 manual Package Diagrams, Pin Vfbga 6 x 8 x 1 mm

Page 11

CY62157EV30 MoBL®

Package Diagrams

Figure 9. 48-Pin VFBGA (6 x 8 x 1 mm), 51-85150

TOP VIEW

BOTTOM VIEW

A1 CORNER

8.00±0.10

A

B

0.25 C

0.55 MAX.

A

B

C

D

E

F

G

H

A1 CORNER

1 2 3 4 5 6

6.00±0.10

0.21±0.05

0.10 C

8.00±0.10

5.25

0.75

2.625

A

B

0.15(4X)

Ø0.05 M C Ø0.25 M C A B Ø0.30±0.05(48X)

6 5 4 3 2 1

A

B

C

D

E

F

G

H

1.875

0.75

3.75

6.00±0.10

 

SEATING PLANE

0.26 MAX.

C

1.00 MAX

51-85150-*D

Document #: 38-05445 Rev. *E

Page 11 of 14

[+] Feedback

Image 11
Contents Cypress Semiconductor Corporation FeaturesLogic Block Diagram Functional Description1Product Portfolio Pin ConfigurationBall Vfbga Top View Following picture shows the 48-ball Vfbga pinout.3, 4Capacitance Electrical CharacteristicsMaximum Ratings Operating RangeData Retention Waveform12 Data Retention CharacteristicsThermal Resistance AC Test Loads and WaveformsWrite Cycle Switching CharacteristicsRead Cycle No Address Transition Controlled19 Switching WaveformsWrite Cycle No CE1 or CE2 Controlled18, 22 Write Cycle No WE Controlled18, 22Write Cycle No BHE/BLE Controlled, OE LOW23 Write Cycle No WE Controlled, OE LOW23BHE BLE Inputs/Outputs Mode PowerTruth Table Ordering InformationPin Vfbga 6 x 8 x 1 mm Package DiagramsPin Tsop II Pin Tsop I 12 mm x 18.4 mm x 1.0 mm REV ECN no Issue Date Orig. Change Description of ChangeDocument History Document Number