Cypress CY62157EV30 manual Write Cycle No WE Controlled, OE LOW23

Page 9

CY62157EV30 MoBL®

Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[23]

Figure 7. Write Cycle No. 3

 

 

tWC

 

ADDRESS

 

 

 

 

 

tSCE

 

CE1

 

 

 

CE2

 

 

 

BHE/BLE

 

tBW

 

 

 

 

 

tAW

 

tHA

WE

tSA

tPWE

 

 

 

 

 

 

tSD

tHD

DATA IO

NOTE 24

VALID DATA

 

 

tHZWE

 

tLZWE

Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[23]

Figure 8. Write Cycle No. 4

 

 

tWC

 

ADDRESS

 

 

 

CE1

 

 

 

CE2

 

tSCE

 

 

 

 

 

tAW

 

tHA

BHE/BLE

 

tBW

 

 

 

 

 

tSA

 

 

WE

 

tPWE

 

 

 

tSD

tHD

DATA IO

NOTE 24

VALID DATA

 

Document #: 38-05445 Rev. *E

 

Page 9 of 14

[+] Feedback

Page 8 Page 10
Image 9
Page 8 Page 10
Contents Logic Block Diagram FeaturesFunctional Description1 Cypress Semiconductor CorporationProduct Portfolio Pin ConfigurationBall Vfbga Top View Following picture shows the 48-ball Vfbga pinout.3, 4Maximum Ratings Electrical CharacteristicsOperating Range CapacitanceThermal Resistance Data Retention CharacteristicsAC Test Loads and Waveforms Data Retention Waveform12Write Cycle Switching CharacteristicsRead Cycle No Address Transition Controlled19 Switching WaveformsWrite Cycle No CE1 or CE2 Controlled18, 22 Write Cycle No WE Controlled18, 22Write Cycle No BHE/BLE Controlled, OE LOW23 Write Cycle No WE Controlled, OE LOW23Truth Table Inputs/Outputs Mode PowerOrdering Information BHE BLEPin Vfbga 6 x 8 x 1 mm Package DiagramsPin Tsop II Pin Tsop I 12 mm x 18.4 mm x 1.0 mm Document History Issue Date Orig. Change Description of ChangeDocument Number REV ECN no
Top Page Image Contents