Cypress CY62157EV30 Following picture shows the 48-ball Vfbga pinout.3, 4, Ball Vfbga Top View

Page 3

CY62157EV30 MoBL®

The following picture shows the 48-ball VFBGA pinout.[3, 4, 5]

Document #: 38-05445 Rev. *E

Page 3 of 14

[+] Feedback

Image 3

Contents Cypress Semiconductor Corporation FeaturesLogic Block Diagram Functional Description1Product Portfolio Pin ConfigurationBall Vfbga Top View Following picture shows the 48-ball Vfbga pinout.3, 4Capacitance Electrical CharacteristicsMaximum Ratings Operating RangeData Retention Waveform12 Data Retention CharacteristicsThermal Resistance AC Test Loads and WaveformsWrite Cycle Switching CharacteristicsRead Cycle No Address Transition Controlled19 Switching WaveformsWrite Cycle No CE1 or CE2 Controlled18, 22 Write Cycle No WE Controlled18, 22Write Cycle No BHE/BLE Controlled, OE LOW23 Write Cycle No WE Controlled, OE LOW23BHE BLE Inputs/Outputs Mode PowerTruth Table Ordering InformationPin Vfbga 6 x 8 x 1 mm Package DiagramsPin Tsop II Pin Tsop I 12 mm x 18.4 mm x 1.0 mm REV ECN no Issue Date Orig. Change Description of ChangeDocument History Document Number