Cypress CY62157EV30 manual Write Cycle No WE Controlled18, 22

Page 8

CY62157EV30 MoBL®

Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[18, 22, 23]

Figure 5. Write Cycle No. 1

		tWC
ADDRESS
		tSCE
CE1
CE2
	tAW	tHA
WE	tSA	tPWE
WE
BHE/BLE		tBW
BHE/BLE
OE		tHD
		tSD
DATA IO	NOTE 24	VALID DATA
	tHZOE

Write Cycle No. 2 (CE1 or CE2 Controlled)[18, 22, 23]

Figure 6. Write Cycle No. 1

		tWC
ADDRESS
		tSCE
CE1
CE2
	tSA	tHA
	tAW	tHA
WE		tPWE
WE
BHE/BLE		tBW
BHE/BLE
OE		tHD
		tSD
DATA IO	NOTE 24	VALID DATA
	tHZOE

Notes

22.Data IO is high impedance if OE = VIH.

23.If CE1 goes HIGH and CE2 goes LOW simultaneously with WE = VIH, the output remains in a high impedance state.

24.During this period, the IOs are in output state. Do not apply input signals.

Document #: 38-05445 Rev. *E

Page 8 of 14

[+] Feedback

Image 8

Contents Features Logic Block DiagramFunctional Description1 Cypress Semiconductor CorporationPin Configuration Product PortfolioFollowing picture shows the 48-ball Vfbga pinout.3, 4 Ball Vfbga Top ViewElectrical Characteristics Maximum RatingsOperating Range CapacitanceData Retention Characteristics Thermal ResistanceAC Test Loads and Waveforms Data Retention Waveform12Switching Characteristics Write CycleSwitching Waveforms Read Cycle No Address Transition Controlled19Write Cycle No WE Controlled18, 22 Write Cycle No CE1 or CE2 Controlled18, 22Write Cycle No WE Controlled, OE LOW23 Write Cycle No BHE/BLE Controlled, OE LOW23Inputs/Outputs Mode Power Truth TableOrdering Information BHE BLEPackage Diagrams Pin Vfbga 6 x 8 x 1 mmPin Tsop II Pin Tsop I 12 mm x 18.4 mm x 1.0 mm Issue Date Orig. Change Description of Change Document HistoryDocument Number REV ECN no