Advantech PCI-1784 specifications Digital input/output BASE+30H

Page 49

C.14 Digital input/output — BASE+30H

Table C-13 PCI-1784 Register for digital input/output

	Base Addr.		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

									Digital Input/Output
	30H	R
	30H	R									DI3	DI2	DI1	DI0	DO3	DO2	DO1	DO0

			DM3	DM2	DM1	DM0	LE3	LE2	LE1	LE0	UC3	UC2	UC1	UC0	OC3	OC2	OC1	OC0

DO3 ~ DO0	Digital output data
DI3 ~ DI0	Digital input data
OCn	Digital output by over compare register (n: 0 ~ 3)
UCn	Digital output by under compare register (n: 0 ~ 3)
LEn	Digital output level control (n: 0 ~ 3)
	0	Pulse with counter clock
	1	Level with clear interrupt
DMn	Digital output mode control (n: 0 ~ 3)
	0	Normal
	1	Indicated

45

Image 49

Contents Page Page Contents Appendix D. Operation Introduction FeaturesEncoder Interface Digital Input and Interrupts CountersFlexible Digital Output function Special Shielded Cable for Noise ReductionBoard ID Applications Installation GuideInstallation Flow Chart Device Drivers Software OverviewRegister-level Programming Programming Tools Device Drivers Programming RoadmapProgramming with Device Drivers Function Library Troubleshooting Device Drivers ErrorWiring Cable AccessoriesWiring Boards Unpacking InstallationPage Setup Screen of Advantech Automation Software Driver InstallationSelect the Individual Drivers option Hardware InstallationPage Device name listed on the Device Manager Board selection Device Setup & Configuration‘Setup’ dialog box Setting Up and configure the deviceOperation dialog box Switch and Jumper Settings Signal ConnectionsOverview Names of Jumpers Function descriptionBoard ID setting SW1 Connector Signal Description Signal ConnectionsPin Assignment Single ended Outputs Encoder Quadrature encoder inputQuadrature encoder up/down counter input connections Isolated digital output Isolated digital inputTimer Appendix A. SpecificationsEncoder Output Counter Latch InterruptGeneral ADDRESS, Control and Data BUS Appendix B. Block DiagramPage I/O Port Address Map Appendix C. Register Structure and Format+ HEX Table C-1 PCI-1784 register format Part1CH Clock Control Table C-2 PCI-1784 Register for counter 0/1/2/3 mode Counter 0/1/2/3 mode BASE+00/04/08/0CHDI0 Table C-3 PCI-1784 Register for counter 0/1/2/3 latch data Counter 0/1/2/3 latch data BASE+00/04/08/0CHTable C-4 PCI-1784 Register for counter 0/1/2/3 compare data Counter 0/1/2/3 compare data BASE+10/14/18/1CHTable C-5 PCI-1784 Register for interrupt control Interrupt control register BASE+20HTable C-6 PCI-1784 Register for interrupt status Interrupt status register BASE+20HTable C-7 PCI-1784 Register for clock control Clear Interrupt BASE+24HTable C-8 PCI-1784 Register for clear interrupt Table C-9 PCI-1784 Register for software latch Software latch BASE+28HTable C-10 PCI-1784 Board ID data Board ID BASE+28HTable C-11 PCI-1784 Register for reset counter Reset counter BASE+2CHTable C-12 PCI-1784 Register for digital output Digital output BASE+30HTable C-13 PCI-1784 Register for digital input/output Digital input/output BASE+30HPage Quadrature encoder introduction Appendix D. OperationQuadrature input counter mode Mode Maximum input rate 8MHz 4MHz 2MHz 1MHzCounter modes Single-ended vs. differential inputPulse/direction mode Pulse modeDisabled mode Digital noise filterClock frequency Maximum width Latch modeLatch Index latchTimer function Counter reset valueInterrupt function