Texas Instruments DAC8555EVM manual INL and DNL Characterization Graph of DAC D

Page 14

www.ti.com

PCB Design and Performance

Figure 12. INL and DNL Characterization Graph of DAC D

14

DAC8555EVM User's Guide

SLAU204 –December 2006

Submit Documentation Feedback

Image 14

Contents DAC8555EVM Users Guide Overview PCB Design and Performance EVM Operation Schematic Supply Voltage FeaturesPower Requirements Reference VoltageEVM Basic Functions DAC8555EVM Functional Block Diagram PCB Design and Performance PCB LayoutDAC8555EVM PCB-Top Silkscreen Image DAC8555EVM PCB-Layer 2 Ground Plane DAC8555EVM PCB-Layer 4 Bottom Signal Layer EVM Performance DAC8555EVM-Drill Drawing INL and DNL Characterization Graph of DAC a INL and DNL Characterization Graph of DAC B INL and DNL Characterization Graph of DAC C INL and DNL Characterization Graph of DAC D DAC8555EVM Parts List Bill of MaterialsHost Processor Interface Default SettingsFactory Default Jumper Settings EVM StackingOutput Op Amp DAC Output Channel MappingUnity Gain Output Unity Gain Output Jumper SettingsOutput Gain of 2 Jumper Settings Output GainCapacitive Load Drive Output Jumper Settings Optional Signal Conditioning Op-Amp U4BJumper Settings Jumper Settings and FunctionsReference JMP12 JMP13 JMP14 JMP15 JMP16 Schematic Ti a FCC Warning Evaluation BOARD/KIT Important NoticeImportant Notice