Texas Instruments manual DAC8555EVM PCB-Layer 2 Ground Plane

Page 8

www.ti.com

PCB Design and Performance

Figure 4. DAC8555EVM PCB—Layer 2 (Ground Plane)

Figure 5. DAC8555EVM PCB—Layer 3 (Power Plane)

8

DAC8555EVM User's Guide

SLAU204 –December 2006

Submit Documentation Feedback

Image 8

Contents DAC8555EVM Users Guide Overview PCB Design and Performance EVM Operation Schematic Features Power RequirementsSupply Voltage Reference VoltageEVM Basic Functions DAC8555EVM Functional Block Diagram PCB Design and Performance PCB LayoutDAC8555EVM PCB-Top Silkscreen Image DAC8555EVM PCB-Layer 2 Ground Plane DAC8555EVM PCB-Layer 4 Bottom Signal Layer EVM Performance DAC8555EVM-Drill DrawingINL and DNL Characterization Graph of DAC a INL and DNL Characterization Graph of DAC B INL and DNL Characterization Graph of DAC C INL and DNL Characterization Graph of DAC D DAC8555EVM Parts List Bill of MaterialsDefault Settings Factory Default Jumper SettingsHost Processor Interface EVM StackingOutput Op Amp DAC Output Channel MappingUnity Gain Output Jumper Settings Output Gain of 2 Jumper SettingsUnity Gain Output Output GainOptional Signal Conditioning Op-Amp U4B Jumper SettingsCapacitive Load Drive Output Jumper Settings Jumper Settings and FunctionsReference JMP12 JMP13 JMP14 JMP15 JMP16 Schematic Ti a FCC Warning Evaluation BOARD/KIT Important NoticeImportant Notice