Your ePlatform Partner
User’s Manual for Advantech
|
|
| Advantech default function is used |
| ||||||
|
|
| as external 16C954 solution IC IRQ. |
| ||||||
|
|
| The pin directly connects to PXA255 |
| ||||||
B44 | C954_IRQ | I | GPIO32 (A16 pin). If user doesn’t | No pulling | ||||||
|
|
| design 16C950 on CSB to expand |
| ||||||
|
|
| COM function, user could use this |
| ||||||
|
|
| pin as GPIO. |
|
|
|
|
| ||
|
|
| GPIO pin. The pin directly connects |
| ||||||
A44 | PXA_GP81 | IO | to PXA255 GPIO81 (F16 pin). This | No pulling | ||||||
|
|
| GPIO pin is available for user to use. |
| ||||||
|
|
| GPIO pin. The pin directly connects |
| ||||||
B45 | PXA_GP82 | IO | to PXA255 GPIO82 (E16 pin). This | No pulling | ||||||
|
|
| GPIO pin is available for user to use. |
| ||||||
|
|
| GPIO pin. The pin directly connects |
| ||||||
A45 | PXA_GP83 | IO | to PXA255 GPIO83 (E15 pin). This | No pulling | ||||||
|
|
| GPIO pin is available for user to use. |
| ||||||
|
|
| GPIO pin. The pin directly connects |
| ||||||
B46 | PXA_GP84 | IO | to PXA255 GPIO84 (D16 pin). This | No pulling | ||||||
|
|
| GPIO pin is available for user to use. |
| ||||||
|
|
| Static chip selects. Chip selects to |
| ||||||
|
|
| static memory devices such as ROM |
| ||||||
|
|
| and | Flash. |
| Individually |
| |||
|
|
| programmable | in | the | memory |
| |||
|
|
| configuration registers. nBUF_CS1 | Pull high | ||||||
A46 | nBUF_CS1 | O | can be used with variable latency I/O | with | ||||||
|
|
| devices. Advantech default uses this | 100Kohm | ||||||
|
|
| pin as storage flash chip select pin. If |
| ||||||
|
|
| no special | application, | Advantech |
| ||||
|
|
| strongly suggest user to open this |
| ||||||
|
|
| pin in CSB. |
|
|
|
|
|
| |
|
|
| Static chip selects. Chip selects to |
| ||||||
|
|
| static memory devices such as ROM |
| ||||||
|
|
| and Flash. Individually. nBUF_CS4 |
| ||||||
|
|
| can be used with variable latency I/O |
| ||||||
|
|
| devices. |
|
|
|
|
| Pull high | |
|
|
| Advantech | default | use this pin | as | ||||
B47 | nBUF_CS4 | O | with | |||||||
companion chip chip select pin. | ||||||||||
|
|
| 100Kohm | |||||||
|
|
| nBUF_CS4 | pin | is | used | for |
| ||
|
|
| on |
| ||||||
|
|
|
| |||||||
|
|
| application, | Advantech | strongly |
| ||||
|
|
| suggest user to open this pin in CSB. |
| ||||||
|
|
| Static chip selects. Chip selects to |
| ||||||
|
|
| static memory devices such as ROM |
| ||||||
|
|
| and Flash. Individually |
|
| Pull high | ||||
|
|
| programmable | in | the | memory | ||||
A47 | nBUF_CS3 | O | with | |||||||
configuration registers. nBUF_CS3 | ||||||||||
|
|
| 100Kohm | |||||||
|
|
| can be used with variable latency I/O | |||||||
|
|
| devices. |
|
|
|
|
|
| |
|
|
| Advantech | uses | the pin as | I/O |
| |||
30
