Fpga Configuration, Launch Impact | Connect Tech 104 specs

Connect Tech FreeForm/PCI-104 User Manual

FPGA Configuration

To configure the FPGA via JTAG, connect the JTAG programming cable to P2 ensuring that all JTAG signals align correctly. It is important to note that P2 also has the TRST signal on pin 1, which is not part of Xilinx’s Parallel or USB programming cables.

Launch Impact

1) Open iMPACT, and select create a new project

2)Select configure devices using boundary scan. iMPACT will scan the JTAG chain, and identify three devices. The first device will be the FPGA.

Revision 0.00

13

Image 13

Connect Tech 104 user manual Fpga Configuration, Launch Impact

Contents

FreeForm/PCI-104 Copyright Notice Limited Lifetime WarrantyTrademark Acknowledgment Contact Information Customer Support OverviewTelephone/Facsimile Email/Internet Table of Contents List of Figures List of Tables Introduction Features Components Description Jumpers /Switches Description Jumpers and Switches Hardware Description and ConfigurationSlot Selection RSW1 Position Fpga Configuration Settings J1 Slot Selection RSW1 Connector Pinouts External Power Connection External Power Connector Pinout P8 Signal Direction Gpio Header P7 Gpio Header Pinout Signal Direction Software Installation Hardware InstallationStandalone Operation Fpga Development Environment Launch Impact Fpga ConfigurationPage Page Programming the Fpga Generating a Prom MCS File Page Revision Configuring the Fpga / SPI flash Association Configuring the Fpga with the SPI FlashPage Programming the Flash Elapsed time = Functionality Reference DesignMemory Map Bar Local Address Space 0 Bar Local Address Space 1 Bar Implementation Specifications