|
|
|
|
|
| PRELIMINARY |
|
| CY14B108L, CY14B108N | |||||
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
| ||
Hardware STORE Cycle |
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Parameters |
|
|
|
| Description |
|
| 20 ns | 25 ns | 45 ns | Unit | |||
|
|
|
|
| Min |
| Max | Min | Max | Min | Max | |||
|
|
|
|
|
|
|
|
| ||||||
tDHSB |
|
| To Output Active Time when write latch not set |
|
| 20 |
| 25 |
| 25 | ns | |||
HSB | ||||||||||||||
tPHSB |
| Hardware STORE Pulse Width |
| 15 |
|
| 15 |
| 15 |
| ns | |||
tSS [24, 25] |
| Soft Sequence Processing Time |
|
|
| 100 |
| 100 |
| 100 | μs | |||
Switching Waveforms
Figure 13. Hardware STORE Cycle[18]
Write latch set
HSB (IN)
HSB (OUT)
DQ (Data Out)
RWI
tPHSB
tDELAY
tSTORE
tHHHD
tLZHSB
Write latch not set
tPHSB
HSB (IN)
HSB (OUT) | tDELAY |
tDHSB
HSB pin is driven high to VCC only by Internal 100kOhm resistor,
HSB driver is disabled
SRAM is disabled as long as HSB (IN) is driven low.
tDHSB
RWI 
Figure 14. Soft Sequence Processing[24, 25]
| Soft Sequence | tSS | Soft Sequence | tSS | ||
| Command |
|
| Command |
|
|
Address | Address #1 | Address #6 | Address #1 | Address #6 |
| |
| tSA |
| tCW |
| tCW |
|
CE |
|
|
|
|
|
|
VCC |
|
|
|
|
|
|
Notes
24.This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.
25.Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See the specific command.
Document #: | Page 15 of 24 |
[+] Feedback
