Cypress CY7C1441AV33, CY7C1443AV33, CY7C1447AV33 Logic Block Diagram CY7C1441AV33 (1M x 36), Logic Block Diagram CY7C1443AV33 (2Mx 18)

CY7C1441AV33
CY7C1443AV33,CY7C1447AV33
Document #: 38-05357 Rev. *G Page 2 of 31
Logic Block Diagram – CY7C1441AV33 (1M x 36)
Logic Block Diagram – CY7C1443AV33 (2Mx 18)
ADDRESS
REGISTER
BURST
COUNTER
AND LOGIC
CLR
Q1
Q0
ENABLE
REGISTER
SENSE
AMPS
OUTPUT
BUFFERS
INPUT
REGISTERS
MEMORY
ARRAY
MODE
A[1:0]
ZZ
DQs
DQP
A
DQP B
DQP
C
DQP D
A0, A1, A
ADV
CLK
ADSP
ADSC
BW D
BW C
BW B
BW
A
BWE
CE1
CE2
CE3
OE
GW
SLEEP
CONTROL
DQ A,DQPA
BYTE
WRITEREGISTER
DQ
B,DQPB
BYTE
WRITEREGISTER
DQ
C,DQPC
BYTE
WRITEREGISTER
BYTE
WRITEREGISTER
DQ
D,DQPD
BYTE
WRITEREGISTER
DQ
D,DQPD
BYTE
WRITEREGISTER
DQ
C,DQPC
BYTE
WRITEREGISTER
DQ
B,DQPB
BYTE
WRITEREGISTER
DQ
A,DQPA
BYTE
WRITEREGISTER
ADDRESS
REGISTER
ADV
CLK
BURST
COUNTER AND
LOGIC
CLR
Q1
Q0
ADSC
CE 1
OE
SENSE
AMPS
MEMORY
ARRAY
ADSP
OUTPUT
BUFFERS
INPUT
REGISTERS
MODE
CE 2
CE 3
GW
BWE
A
0,A1,A
BW
B
BW A
DQ B ,DQP B
WRITE REGISTER
DQ
A ,DQP A
WRITE REGISTER
ENABLE
REGISTER
A[1:0]
DQs
DQP
A
DQP
B
DQ B ,DQP B
WRITE DRIVER
DQ
A ,DQP A
WRITE DRIVER
SLEEP
CONTROL
ZZ
[+] Feedback