CY7C1441AV33

CY7C1443AV33,CY7C1447AV33

Timing Diagrams

Figure 3. Read Cycle Timing[24]

tCYC

CLK

t CH

tADS tADH

ADSP

ADSC

tAS tAH

t CL

tADS tADH

ADDRESS

GW, BWE,BW

X

CE

A1

A2

t WES

t WEH

tCES t CEH

Deselect Cycle

 

 

t ADVS t ADVH

ADV

 

 

OE

 

 

 

 

tOEV

 

 

tOEHZ

 

 

tCLZ

Data Out (Q)

High-Z

Q(A1)

tCDV

Single READ

ADV suspends burst

t

tCDV

 

OELZ

 

tCHZ

 

tDOH

Q(A2)

Q(A2 + 1)

Q(A2 + 2)

Q(A2 + 3)

Q(A2)

Q(A2 + 1)

Q(A2 + 2)

 

 

 

 

Burst wraps around

 

 

 

BURST

 

to its initial state

 

 

 

 

 

 

 

 

 

READ

 

 

 

 

 

DON’T CARE

UNDEFINED

 

 

 

 

.

Note

24. On this diagram, when CE is LOW: CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH: CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05357 Rev. *G

Page 22 of 31

[+] Feedback

Page 22
Image 22
Cypress CY7C1443AV33, CY7C1441AV33 manual Timing Diagrams, Adsp Adsc, Data Out Q High-Z QA1, ADV suspends burst, QA2 QA2 +