Ball Fbga 14 x 22 x1.76 mm | Cypress CY7C1447AV33, CY7C1441AV33

CY7C1441AV33

CY7C1443AV33,CY7C1447AV33

Package Diagrams (continued)

Figure 3. 209-ball FBGA (14 x 22 x1.76 mm) (51-85167)

51-85167-**

Document #: 38-05357 Rev. *G

Page 29 of 31

[+] Feedback

Page 29

Image 29

Cypress CY7C1447AV33, CY7C1441AV33, CY7C1443AV33 manual Ball Fbga 14 x 22 x1.76 mm

Contents

Selection Guide Functional Description FeaturesDescription 133 MHz 100 MHz Unit Cypress Semiconductor Corporation 198 Champion Court Logic Block Diagram CY7C1443AV33 2Mx Logic Block Diagram CY7C1441AV33 1M x BWE Enable CE1 Register CE2 CE3 Logic Block Diagram CY7C1447AV33 512K x CY7C1443AV33 2M x Pin ConfigurationsCY7C1441AV33 BWE Adsc ADV TDI TDO ModeAdsp DQP C DQ G DQ G DQ BDQ B DQP G DQP C DQP DQ C Byte Write Select Inputs, Active LOW. Qualified with Pin DefinitionsName Description Power Supply for the IO Circuitry Power Supply Inputs to the Core of the DeviceGround for the Core of the Device Ground for the IO Circuitry Linear Burst Address Table Interleaved Burst Address Table Mode = Floating or VDDFunctional Overview Truth Table ZZ Mode Electrical CharacteristicsParameter Description Test Conditions Min Max Unit Cycle Description Truth Table for Read/Write Partial Truth Table for Read/WriteFunction CY7C1441AV33 2 Function CY7C1443AV33 Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller State Diagram Instruction Register TAP Instruction Set Extest TAP Timing Setup Times TAP AC Switching CharacteristicsParameter Description Min Max Unit Clock Hold Times 3V TAP AC Test Conditions TAP DC Electrical Characteristics And Operating Conditions5V TAP AC Test Conditions Parameter Description Conditions Min Max Unit Scan Register Sizes Identification Register DefinitionsIdentification Codes Register Name Bit Size Bit # Ball ID Ball Fbga Boundary Scan Order13,14CY7C1441AV33 1M x 36, CY7C1443AV33 2M x Bit # Ball ID DC Electrical Characteristics Over the Operating Range Electrical Characteristics Over the Operating Range15Maximum Ratings Operating Range Thermal Resistance Capacitance Output Times Switching Characteristics100 Unit Parameter Min Max Adsp Adsc Timing DiagramsData Out Q High-Z QA1 ADV suspends burst Write Cycle Timing24 Read/Write Cycle Timing24, 26 ZZ Mode Timing28 Ordering Information Pin Tqfp 14 x 20 x 1.4 mm Package Diagrams Ball Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x1.76 mm SYT Issue Date Orig. Description of ChangeCJM VKN/AESA RXUVKN