RT/CMOS | Address and | NMI Mask Register (Hex 0070) |
|
| |||
The | NMI | mask | register | is used | with | the RT/CMOS | data register (hex |
0071) | to | read | from and | write | to the | RT/CMOS RAM | bytes. |
Attention
The operation following a write to hex 0070 should access hex 0071;
otherwise, | intermittent | failures | of | the RT/CMOS RAM | can | occur. | |||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| Bit |
|
| Function |
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| 7 |
|
|
| NMI | mask |
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| RT/CMOS | RAM | address |
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
| |||||||||
Figure | Address | and | NMI | Mask | Register | (Hex | 0070) |
| |||||||||||
Bit 7 |
|
| When this | ||||||||||||||||
|
|
| (disabled). This bit is set | to | 1 | by | a | ||||||||||||
Bits | These | bits | are | used | to | select | RT/CMOS | RAM |
| ||||||||||
|
|
| addresses. |
|
|
|
|
|
|
|
|
|
|
|
|
| |||
RT/CMOS | Data | Register | (Hex | 0071) |
|
|
|
|
|
|
|
|
|
|
| ||||
The | RT/CMOS | data | register | is | used | with the RT/CMOS address and | |||||||||||||
NMI | mask | register | (hex | 0070) | to | read | from | and | write | to the | |||||||||
RT/CMOS | RAM |
| bytes. |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| Bit |
|
| Function |
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
| RT/CMOS | data |
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure