Bit | 2 |
| This | bit | indicates | whether the | (BCD) | ||||||||||||||
|
|
| or binary format is used for |
| |||||||||||||||||
|
|
| updates. If |
| set | to | 1, | this | bit | indicates | binary | format. The | |||||||||
|
|
| system | initializes | this bit | to 0. |
|
|
|
|
|
| |||||||||
Bit | 1 |
| This | bit | indicates | whether | the hours | byte | is | in | |||||||||||
|
|
| mode. If | set | to 1, this bit indicates the | ||||||||||||||||
|
|
| mode. The system initializes this | bit | to | 1. |
|
| |||||||||||||
Bit | 0 |
| If | set | to | 1, | this | bit | enables | the | |||||||||||
|
|
| If | set | to | 0, this bit | disables | the | |||||||||||||
|
|
| and the clock reverts to standard time. The system |
| |||||||||||||||||
|
|
| initializes this bit to 0. |
|
|
|
|
|
|
|
| ||||||||||
Status | Register | C | (Hex | 00C) |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| Bit |
|
| Function |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||
|
| 7 |
|
| Interrupt | request | flag |
|
|
|
|
|
|
|
|
| |||||
|
| 6 |
|
| Periodic |
| interrupt | flag |
|
|
|
|
|
|
|
|
| ||||
|
| 5 |
|
| Alarm | interrupt | flag |
|
|
|
|
|
|
|
|
|
| ||||
|
| 4 |
|
|
|
|
|
|
|
|
| ||||||||||
|
|
|
| Reserved |
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
Figure | Register | C | (Hex | 00C) |
|
|
|
|
|
|
|
| |||||||||
Note: |
| Interrupts | are |
| enabled | by | bits | 6, | 5, and | 4 | in | status register B. | |||||||||
Bit | 7 |
| If set to 1, this bit indicates that an interrupt has | ||||||||||||||||||
|
|
| occurred; | bits | 6, | 5, | and | 4 | indicate | the | type of | interrupt. | |||||||||
Bit | 6 |
| If set to 1, this bit indicates that a periodic interrupt has | ||||||||||||||||||
|
|
| occurred. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
Bit | 5 |
| If set to 1, this bit indicates that an alarm interrupt has | ||||||||||||||||||
|
|
| occurred. |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
Bit | 4 |
| If set to 1, this bit indicates that an | ||||||||||||||||||
|
|
| interrupt | has | occurred. |
|
|
|
|
|
|
|
|
|
Bits
Status Register D (Hex 00D)
BitFunction
7Valid RAM
Figure