Section 2. System Board
Description . . . . . . . . . . . . . .
Microprocessor . . . . . . . . . . . . .
Cache Memory
Cacheable Address
Bus Adapter . . . . . . . . . . . . . .
Keyboard/Mouse Connector | . . . . . . . . . . | |||||||||||
Signals |
| . | ||||||||||
Connector |
| |||||||||||
Scan Codes |
|
| . . . . . . . . . . . . . | |||||||||
Keyboard ID . . . . . . . . . . . . . | ||||||||||||
Displayable Characters and |
| |||||||||||
Hard Disk | Drive | |||||||||||
External | Bus | |||||||||||
UltraBay II Connector. . . . . . . . . . . . . . . . . . | ||||||||||||
Diskette | Drive | and | Controller. . . . . . . . . . . . . . . | |||||||||
Memory | ||||||||||||
ROM Subsystem | . | . | . . | |||||||||
RAM Subsystem | . | . . . | . . . . . . . . | |||||||||
System | Memory | Map | . . . . . . . . . . . . . . . . . 2. | |||||||||
System | Board | Memory | for | the | DIMM | Connectors. . . . . |
| |||||
RT/CMOS RAM |
|
| . | . . . . . . . . . . . | ||||||||
RT/CMOS | Address | and | NMI | Mask | Register | (Hex | 0070) | |||||
RT/CMOS Data Register (Hex |
| |||||||||||
RT/CMOS | RAM | I/O |
| |||||||||
CMOS | RAM |
| Configuration |
| ||||||||
Miscellaneous | System | Functions | and |
| ||||||||
Nonmaskable | Interrupt |
| ||||||||||
System | Control | Port | A | (Hex |
| |||||||
System | Control | Port | B |
| ||||||||
Other Passwords . | ||||||||||||
Selectable |
| |||||||||||
Hardware Compatibility . | ||||||||||||
Error Codes . . . | . | . . | . . | . | . . | . . |
Copyright IBM Corp. 1997 |