Intel MS-6112 manual Plug and Play Aware O/S, PCI Latency Timer PCI Clocks, PCI VGA Palette Snoop

Models: MS-6112

1 68
Download 68 pages 47.89 Kb
Page 61
Image 61
Plug and Play Aware O/S

CHAPTER 3

AMI® BIOS USER’S GUIDE

Description of the item on screen follows:

Plug and Play Aware O/S

Set this option to Yes if the operating system in this computer is aware of and follows the Plug and Play specification. Currently, only Windows® 95 is PnP-aware. The settings are Yes or No. The Optimal and Fail-Safe default settings No.

PCI Latency Timer (PCI Clocks)

This option specifies the latency timings (in PCI clocks) for all PCI devices on the PCI bus. The settings are 32, 64, 96, 128, 160, 192, 224 or 248. The Optimal and Fail-Safe default settings are 64.

PCI VGA Palette Snoop

When this option is set to Enabled, multiple VGA devices operating on different buses can handle data from the CPU on each set of palette registers on every video device. Bit 5 of the command register in the PCI device configuration space is the VGA Palette Snoop bit (0 is disabled). For example, if there are two VGA devices in the computer (one PCI and ISA) and the Bit settings are:

Disabled - Data read and written by the CPU is only directed to the PCI VGA device’s palette registers.

Enabled - Data read and written by the CPU is directed to both the PCI VGA device’s palette registers and the ISA VGA device palette registers, permitting the palette registers of both devices to be identical.

This option must be set to Enabled if an ISA adapter card requires VGA palette snooping. The settings are Enabled or Disabled. The Optimal and Fail-Safe default settings are Disabled.

Allocate IRQ to PCI VGA

Choose the IRQ to be assigned to the PCI VGA display adapter card. The Optimal and Fail-Safe default setting is No.

3-21

Page 61
Image 61
Intel MS-6112 manual Plug and Play Aware O/S, PCI Latency Timer PCI Clocks, PCI VGA Palette Snoop, Allocate IRQ to PCI VGA