Mitsubishi Electronics P91DW Parallel input connector port Signal allocation Signal ECP

Models: P91DW

1 28
Download 28 pages 29 Kb
Page 25
Image 25
•Parallel input connector port Signal allocation (Signal : ECP)

Parallel input connector port Signal allocation (Signal : ECP)

Pin No.

Return

 

 

 

 

Signal

From/To

Function

 

pin No.

 

 

 

 

 

 

 

 

 

 

 

1

19

 

 

 

 

 

 

 

 

 

PC/DP

Forward data transfer : Becomes “Low” when PeriphAck is

 

 

 

 

HostClk

 

 

 

 

 

 

 

 

 

 

 

 

“Low” and there is data to be read. Returns to “High” when

 

 

 

 

 

 

 

 

 

 

 

 

PeriphAck becomes “High”.

2

20

 

 

DATA1(LSB)

PC/DP

High: data 1

3

21

 

 

 

 

DATA2

PC/DP

Low: data 0

4

22

 

 

 

 

DATA3

PC/DP

 

5

23

 

 

 

 

DATA4

PC/DP

Information will be expressed for parallel data of every signal

6

24

 

 

 

 

DATA5

PC/DP

from bit No.1 to No.8.

7

25

 

 

 

 

DATA6

PC/DP

 

8

26

 

 

 

 

DATA7

PC/DP

 

9

27

 

DATA8(MSB)

PC/DP

 

10

28

 

 

 

PeriphClk

PC/DP

Reverse data transfer : Sends “Low” data when HostAck is

 

 

 

 

 

 

 

 

 

 

 

 

“Low”. Returns to “High” when HostAck becomes “High”.

 

 

 

 

 

 

 

 

 

 

 

 

 

11

29

 

 

 

PeriphAck

PC/DP

Forward data transfer:

 

 

 

 

 

 

 

 

 

 

 

 

High: DP is on BUSY status.

 

 

 

 

 

 

 

 

 

 

 

 

Low: DP can accept data.

12

 

 

 

 

 

 

 

PC/DP

High: Forward data transfer (Receive)

 

 

 

AckReverse

 

 

 

 

 

 

 

 

 

 

 

 

Low: Reverse data transfer (Send)

13

 

 

 

 

 

Xflag

PC/DP

High: During supporting ECP mode

 

 

 

 

 

 

 

 

 

 

 

 

 

14

 

 

 

 

 

HostAck

PC/DP

Reverse data transfer:

 

 

 

 

 

 

 

 

 

 

 

 

High: PC is on BUSY status.

 

 

 

 

 

 

 

 

 

 

 

 

Low: PC can send data.

16•17

 

 

 

 

 

GND

 

Earth

18

 

 

 

 

 

High

PC/DP

PeripheralLogicHigh

19 - 30

 

 

 

 

 

GND

PC/DP

Earth

31

16

 

 

 

 

 

 

 

PC/DP

Low : When PC requests DP to send data

Reverse Request

 

 

 

 

 

 

 

 

 

 

PC/DP

Low : When DP requests PC to send data

32

 

Periph Request

15•

 

 

 

 

 

NC

 

Unused

33 - 35

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

36

 

 

 

1284 Active

PC/DP

Becomes “High” when DP requests each mode of IEEE1284.

22

Page 25
Image 25
Mitsubishi Electronics P91DW operation manual Parallel input connector port Signal allocation Signal ECP, AckReverse