Motorola 700/800-Series, Embedded Controller, MVME162LX - page 41

Memory Maps

1-31

1

Note The IP2 chip on the MVME162LX supports up to four

IP interfaces, designated IP_a through IP_d. The

700/800-series MVME162LX itself accommodates two

IPs: IP_a and IP_b. In the following map, the segments

applicable to IP_c and IP_d are not used in the 700/800-

series MVME162LX.

Table 1-5. Local I/O Devices Memory Map

Address Range Devices Accessed Port

Width

Size Notes

$FFF00000 - $FFF3FFFF Reserved - - 256KB 4

$FFF40000 - $FFF400FF VMEchip2 (LCSR) D32 256B 1, 3

$FFF40100 - $FFF401FF VMEchip2 (GCSR) D32-D8 256B 1, 3

$FFF40200 - $FFF40FFF Reserved - - 3.5KB 4, 5

$FFF41000 - $FFF41FFF Reserved - - 4KB 4

$FFF42000 - $FFF42FFF MC2chip D32-D8 4KB 1

$FFF43000 - $FFF430FF MCECC #1 D8 256B 1, 8

$FFF43100 - $FFF431FF MCECC #2 D8 256B 1, 8

$FFF43200 - $FFF43FFF MCECCs (repeated) - - 3.5KB 1, 5, 8

$FFF44000 - $FFF44FFF Reserved - - 8KB 4

$FFF45000 - $FFF457FF SCC #1 (Z85230) D8 2KB 1, 2

$FFF45800 - $FFF45FFF SCC #2 (Z85230) D8 2KB 1, 2

$FFF46000 - $FFF46FFF LAN (82596CA) D32 4KB 1, 6

$FFF47000 - $FFF47FFF SCSI (53C710) D32-D8 4KB 1

$FFF48000 - $FFF57FFF Reserved - - 64KB 4

$FFF58000 - $FFF5807F IP2 IP_a I/O D16 128B 1

$FFF58080 - $FFF580FF IP2 IP_a ID D16 128B 1

$FFF58100 - $FFF5817F IP2 IP_b I/O D16 128B 1

$FFF58180 - $FFF581FF IP2 IP_b ID Read D16 128B 1

Contents

Main Notice Restricted Rights Legend Preface Safety Summary Safety Depends On You Page Page Contents Page Page Page 1Board Level Hardware Description Overview Introduction Page Related Documentation Documents for the MVME162LX Other Applicable Motorola Publications Applicable Non-Motorola Publications , order number 296853 order number Requirements Features Page Page Specications Cooling Requirements Special Considerations for Elevated-Temperature Operation Page FCC Compliance Manual Terminology Page Block Diagram Functional Description Front Panel Switches and Indicators Functional Description Figure 1-1. MVME162LX Block Diagram 1-15 Data Bus Structure Microprocessor No-VMEbus-Interface Option Memory Options Page Page Page Battery Backed Up RAM and Clock VMEbus Interface and VMEchip2 I/O Interfaces Page Page Local Resources Page Local Bus Arbiter Connectors Memory Maps Local Bus Memory Map Memory Maps 1-29 1-30 Board Level Hardware Description The next table describes the Local I/O Devices portion of the local bus main memory map. Notes Table 1-4. Local Bus Memory Map (Continued) Page Table 1-5. Local I/O Devices Memory Map (Continued) Notes Table 1-5. Local I/O Devices Memory Map (Continued) VMEbus Memory Map 2Hardware Preparation and Installation Introduction Unpacking Instructions Hardware Preparation 2-2 2 System Controller Select Header (J1) Figure 2-1. MVME162LX Board Layout P1 11856.00 9708 2-4 PRIMARY SIDE IP Bus Clock Header (J11) 2SCSI Terminator Enable Header (J12) SRAM Backup Power Source Select Header (J14) Flash Write Protect Header (J16) 2IP Bus Strobe Select Header (J18) IP DMA Snoop Control Header (J19) EPROM/Flash Conguration Header (J20) 2-10 Table 2-3. EPROM/Flash Mapping 256K x 8 EPROMs Table 2-4. EPROM/Flash Mapping 512K x 8 EPROMs Table 2-5. EPROM/Flash Mapping 1M x 8 EPROMs General-Purpose Readable Jumpers Header (J21) Memory Mezzanine Options 2 Installation Instructions IP Installation on the MVME162LX 2MVME162LX Installation Page 2System Considerations Page 2-20 2 adapt a DB-25 DTE device to the RJ-45 connectors. Figure 2-3. DB-25 DCE-to-RJ-45 Adapter Installation Instructions 2-21 Figure 2-4. Typical RJ-45 Serial Cable Page 3Debugger General Information Overview of M68000 Firmware Description of 162Bug Page 162Bug Implementation Installation and Startup Page Page Page Prom Versions Autoboot Page ROMboot Network Boot Restarting the System Reset Abort Break SYSFAIL* Assertion/Negation MPU Clock Speed Calculation Memory Requirements Page Disk I/O Support Blocks Versus Sectors Device Probe Function Disk I/O via 162Bug Commands Disk I/O via 162Bug System Calls Page Default 162Bug Controller and Device Parameters Disk I/O Error Codes Network I/O Support Intel 82596 LAN Coprocessor Ethernet Driver UDP/IP Protocol Modules RARP/ARP Protocol Modules BOOTP Protocol Module TFTP Protocol Module Network Boot Control Module Network I/O Error Codes Multiprocessor Support Multiprocessor Control Register (MPCR) Method Page GCSR Method Diagnostic Facilities Manufacturing Test Process Page 4Using the 162Bug Debugger In This Chapter Entering Debugger Command Lines Terminal Input/Output Control Page Debugger Command Syntax Syntactic Variables Page Page 4-6 Page 4-8 The above program was loaded at address $0001327C. The disassembled code is shown next: Port Numbers Entering and Debugging Programs Creating a Program with the Assembler/Disassembler Downloading an S-Record Object File Read the Program from Disk Calling System Utilities from User Programs Preserving the Debugger Operating Environment 162Bug Vector Table and Workspace Hardware Functions Exception Vectors Used by 162Bug 4-14 172-Bug> Page Page Page Floating Point Support Single Precision Real Double Precision Real Scientic Notation The 162Bug Debugger Command Set The 162Bug Debugger Command Set 4-21 Table 4-3. Debugger Commands 4-22 The 162Bug Debugger Command Set 4-23 4-24 A ACongure and Environment Commands Congure Board Information Block Page Set Environment to Bug/Operating System Page Page Page Page Page Page Page Page Page Page Conguring the IndustryPacks Page Page Set Environment to Bug/Operating System A-17 ENV warning example: Page B BDisk/Tape Controller Data Disk/Tape Controller Modules Supported BDisk/Tape Controller Default Congurations Note SCSI Common Command Set (CCS) devices are the only ones tested by Motorola Computer Group. e B-4 Disk/Tape Controller Data BIOT Command Parameters for Supported Floppy Types IOT Command Parameters for Supported Floppy Types B-5 e Page C CNetwork Controller Data Network Controller Modules Supported Page D D-1 DTroubleshooting CPU Boards Solving Startup Problems D-2 Caution Solving Startup Problems D-3 D-4 Troubleshooting CPU Boards TROUBLESHOOTING PROCEDURE COMPLETE. Index Numerics A B C D E F G H I J L M N O P R S T U V VMEchip2 3-24 W