VXI VT1433B manual Trigger Lines TTLTRG, Sync/Trigger line Free-runningclock line

Models: VT1433B

1 203
Download 203 pages 12.71 Kb
Page 121
Image 121
Trigger Lines (TTLTRG)

VT1433B User's Guide

Module Description

Trigger Lines (TTLTRG)

TTLTRG consist of eight TTL lines on the VXI backplane on connector P2. They are available to provide synchronization between devices. VXI devices can use the TTLTRG lines for simple communication with other devices. For example, a device can wait for a line to go high before taking an action or it can assert a line as a signal to another device.

The VT1433B uses two trigger lines. These can be placed on any two of the eight TTLTRG lines available on the VXI backplane. The lines are:

￿Sync/Trigger line

￿Free-running clock line

When programmed in a multiple-module configuration, only one of the VT1433B modules can provide the clock signal but any of them can trigger.

VXI bus

External Sample

 

 

 

 

 

 

 

 

 

 

 

 

VXI 10 MHz Clock

 

 

Clock

 

 

 

 

 

 

 

 

 

24.576 MHz Clock

MUX

 

10 MHz Crystal Clock

 

 

 

 

 

 

 

 

 

 

 

 

External Trigger

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input Trigger

 

 

 

 

 

 

 

 

 

Source or Tach Trigger

 

 

 

 

 

 

 

96002 Trigger

 

 

 

 

 

 

 

Trigger

 

 

 

 

 

Sync

 

 

 

 

 

 

 

 

10 MHz, Sample 0, none

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Note: External Sample and External Trigger inputs are not available on VT1433B’s with a source option. The External Sample input is not available on VT1433B’s with a tachometer option.

 

 

 

 

 

 

 

Sample 0

 

 

Sample 0

 

(word rate)

 

 

 

 

 

 

 

 

 

 

Logic

 

 

 

 

 

 

 

 

 

 

 

Sample 1

 

 

 

 

 

 

 

 

 

 

 

 

 

PPL

 

 

 

 

 

 

 

 

 

 

 

 

 

Oversampled

Sample 2

 

 

 

 

 

 

 

 

 

 

Clock

 

Sample 3

 

 

 

 

 

Generator

 

 

 

 

 

 

 

Trigger

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Gate Array

 

 

 

 

 

 

 

 

Sync

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

to input circuits

Figure 5-5: Clock/sync diagram

5-13

Page 121
Image 121
VXI VT1433B manual Trigger Lines TTLTRG, Sync/Trigger line Free-runningclock line