Manuals / VXI / Home Audio / Stereo Receiver

VXI manual VT1433B Users Guide The Host Interface Library, 4-15

Models: VT1433B

1 203

Download 203 pages 12.71 Kb

Page 93

VT1433B User's Guide

The Host Interface Library

In the example above, Mainframe A contains the Slot 0 Controller for a multiple mainframe system. Mainframe A is connected to Mainframe B with a VXI-MXI interface, Agilent/HP E1482B. To successfully manage this multiple mainframe environment, use the following guidelines.

Locate modules with logical addresses less than 128 in Mainframe A.

Locate modules with logical addresses greater than 127 in Mainframe B.

Locate the highest-numbered channels in Mainframe A.

Locate the last module in the module list specified in the call to e1432_assign_channels() in Mainframe A.

Locate the module that generates the group synchronization pulse in Mainframe A.

Locate the channels performing channel triggering in Mainframe A.

Locate the module with the shared sample clock in Mainframe A.

If a groupID is not used with the call e1432_read_data(), empty the VT1433Bs’ FIFOs in Mainframe B before Mainframe A. In other words, do not empty the FIFOs in Mainframe A unless the FIFOs in Mainframe B have been emptied. For more information about groupID see “Grouping of Channels/Modules.”

If more than two mainframes are needed, daisy-chain them together. Treat each mainframe after the first as a Mainframe B. See the example on the next page.

Phase Performance in Multiple Mainframe Measurements

Phase specifications are degraded by the delay that the inter-mainframe interface gives the sample clock. This delay is insignificant for many low-frequency applications because the phase error is proportional to frequency. A system with two VXI-MXI modules and a 1 meter cable, typically has a 76 nanosecond (ns) sample clock delay in Mainframe B. This corresponds to an additional

0.007 degree phase error at 256 Hz and an additional 0.55 degree phase error at 20 kHz.

A 4-meter cable adds approximately 18 ns of delay for a total of 94 ns clock delay in Mainframe B. This corresponds to an additional 0.0087 degree phase error at 256 Hz and an additional 0.68 degree phase error at 20 kHz.

The cable adds approximately 6 ns per meter of cable.

Each daisy-chained mainframe adds another increment of delay, but only for the additional cabling length.

4-15

Image 93

VXI manual VT1433B Users Guide The Host Interface Library, 4-15

Contents

VT1433B 8-Channel196 kSamples/s Digitizer plus DSPUser’s Guide NOTICE In This Book VT1433B Users Guide Chapter 3. Using the VT1432A Chapter 1. Installing the VT1433BChapter 2. Getting Started With the VT1433B Table of ContentsChapter 5. Module Description Chapter 4. The Host Interface LibraryChapter 9. Troubleshooting the VT1433B Chapter 7. The Tachometer Option VT1433B-AYFChapter 8. Break Out Boxes Chapter 11. Backdating Chapter 10. Replacing AssembliesAppendix A. Register Definitions Glossary IndexVXI Technology Cleveland Instrument Division VXI Technology World HeadquartersVXI Technology Lake Stevens Instrument Division Technical SupportPage VT1433B Users Guide Installing the VT1433B Installing the VT1433BTo inspect the VT1433B Installing the VT1433BCall a VXI Technology sales and service office Save all packing materialsVT1433B Users Guide Installing the VT1433B To install the VT1433BLogical Address 0 1 Boot Source & Programming 1 0 VT1433B Users Guide Installing the VT1433B5Set the mainframe’s power switch to standby OI Install the host interface libraries To store the moduleVT1433B Users Guide Installing the VT1433B To transport the module VT1433B Users Guide Installing the VT1433B Getting Started With the VT1433B VT1433B Users GuideGetting Started With the VT1433B Introduction VT1433B Users GuideGetting Started With the VT1433B System Requirements Microsoft Windows To install the VXIplug&play librariesSystem Requirements HP-UX10.20 VT1432A Software DistributionGetting Updates HP-UX Getting Updates WindowsVT1433B Users Guide Getting Started With the VT1433BGetting Started With the VT1433B VT1433B Users Guide3Type swinstall The Resource ManagerThe VXIplug&play Soft Front Panel SFP Using the soft front panelMeasurement single/repeat Mode block/continuous Use the Go button to start the measurement scope.vee VEE example programsGetting Started With the VT1433B VT1433B Users GuideFigure 2-3:scope.vee - Panel View 2-11Getting Started With the VT1433B VT1433B Users GuideFigure2-4:Agilent VEE Help Text 2-12Getting Started With the VT1433B VT1433B Users GuideFigure 2-5:scope.vee - Detail View 2-13VT1433B Users Guide minimum.veeGetting Started With the VT1433B 2-14VT1433B Users Guide Getting Started With the VT1433B2-15 bsrcsine.vee Burst SouRCe SINE Other Agilent VEE example programsbsrcrand.vee Burst SouRCe RANDom frf_rand.vee. Frequency Response Function RANDomDemo Programs C-LanguageHost Interface Library example programsRunning a demo program: semascope.c VT1433B Users Guide Visual Basic example programsGetting Started With the VT1433B 2-19VT1433B Users Guide Getting Started With the VT1433B2-20 Using the VT1432A Introduction VT1433B Users Guide Using the VT1433BWhat is VXIplug&play? OverviewVXIplug&play drivers Manufacturer and model codes Figure 3-2:An example of a soft front panel SFP The Soft Front Panel SFPHeader and Library Files Channels and groups Channel GroupsInitialization Creating a Channel Group Input, Source and Tach ChannelsVT1433B Users Guide Using the VT1433B Multiple-module/mainframeMeasurements Grouping of Channels/ModulesMultiple-moduleMeasurements Possible Trigger Line Conflict VT1433B Users Guide Using the VT1433B3-10 Managing Multiple-mainframeMeasurements 3-12 VT1433B Users Guide Using the VT1433BFigure3-4:Multiple mainframes - three mainframes VT1433B Users Guide Using the VT1433B3-13 Example 3: Embedded Slot 0 ControllerSynchronization in Multiple-mainframeMeasurements Data Flow Diagram and FIFO Architecture Module FeaturesFigure 3-5:Data flow and FIFO architecture ADC ÷5 Base Sample RatesNotes All values are in Hertz Hz Table of Baseband Measurement Spans part 2 ofAll values are in Hertz Hz Table of Baseband Measurement Spans part 3 ofAll values are in Hertz Hz Table of Baseband Measurement Spans part 4 ofAll values are in Hertz Hz Table of Baseband Measurement Spans part 5 ofAll values are in Hertz Hz Table of Baseband Measurement Spans part 6 ofVT1433B sample frequencies Measurement Process Measurement Setup and ControlMeasurement Initiation Parameter SettingsBootingBooted SettlingPre-armIdle HL LH HLLH Sync/Trigger LineIdle HL Sync/Trigger Line Trigger Measure LH HLLHMeasurement Loop Register-basedVXI Devices VT1433B Users Guide Using the VT1433B3-28 Arm and Trigger VT1433B Triggering trigger typeenabling function Trigger Level Level modeBound mode Block Mode Agilent/HP E1431A Data Transfer ModesContinuous Mode Overlap Block ModeLimit on Queuing of Data VT1433B Users Guide Using the VT1433BMaking Overlap Block Act Like Continuous Mode 3-33Interrupt Setup VT1433B Interrupt BehaviorInterrupt Mask Bit Definitions VT1433B Interrupt HandlingVT1433B Users Guide Using the VT1433B Host Interrupt Setup3-35 Data Gating VT1433B ParametersHost Interrupt Handling 3-37 VT1433B Users Guide Using the VT1433BNew features of the VT1433B software Span and center frequencyZoom mode The Function Reference for VXIplug&play Where to get more information3-40 VT1433B Users Guide Using the VT1433BThe Host Interface Library VT1433B Users Guide The Host Interface Library IntroductionHeader and Library Files Description of VT1433B Parameters Parameter InformationParameter Lists Global ParametersVT1433B Users Guide The Host Interface Library Default ValueParameter ChangesDefault Value 196.608 kHz 4-channelInput ParametersParameter ChangesDefault Value Option 1D4 Single-channelSource ParametersParameter ChangesDefault Value Option AYF Tachometer ParametersParameter ChangesChannel and Group IDs VT1433B Users Guide The Host Interface Library Group IDs4-11 Grouping of Channels/Modules Multiple-module/MainframeMeasurementsMultiple-moduleMeasurements VT1433B Users Guide The Host Interface LibraryPossible Trigger Line Conflict VT1433B Users Guide The Host Interface Library4-13 Channel triggering by channels in Mainframe B Managing Multiple-mainframeMeasurements4-15 VT1433B Users Guide The Host Interface LibraryFigure 4-2:Multiple mainframes - three mainframes VT1433B Users Guide The Host Interface Library4-16 Example 3: Embedded Slot 0 ControllerSet the module as not being the Slot 0 Controller Synchronization in Multiple-mainframeMeasurementsMeasurement Process Measurement Setup and ControlVT1433B Users Guide The Host Interface Library Figure 4-3:Transitions between statesParameter Settings Measurement initializationBootingBooted SettlingPre-armIdle TestedTrigger Measure LH HLLH Idle HL Sync/Trigger LineMeasurement Loop VT1433B Users Guide The Host Interface LibraryRegister-basedVXI Devices VT1433B Users Guide The Host Interface Library4-21 RPM Step Arm Arm and TriggerVT1433B Users Guide The Host Interface Library VT1433B TriggeringData Transfer Modes VT1433B Users Guide The Host Interface Library4-24 4-25 VT1433B Users Guide The Host Interface LibraryVT1433B Users Guide The Host Interface Library VT1433B Interrupt Behavior4-27 VT1433B Users Guide The Host Interface LibraryData Gating VT1433B Users Guide The Host Interface Library4-28 VT1433B Parameters For More InformationVT1433B Users Guide The Host Interface Library 4-294-30 VT1433B Users Guide The Host Interface LibraryVT1433B Users Guide Module Description Module DescriptionArbitrary Source Features Option VT1433B-1D4 General FeaturesTachometer Features VT1433B-AYF Other OptionsFigure 5-1:VT1433B block diagram Block DiagramVT1433B Users Guide Module Description Figure 5-2:Input section diagramFront panels for four or eight channels VT1433B Front Panel DescriptionFigure 5-3:Front panels for 4 or 8 channels 8-CHANNEL1968-CHANNEL196 kSa/s DIGITIZER +DSP Standard Front PanelInput Connectors One or Two SMB ConnectorsVT1433B Users Guide Module Description Status LEDsVXI Backplane Connections Power Supplies and GroundData Transfer Bus DTB Arbitration BusLocal Bus vs VME Transfers The Local Bus VT1433B-UGVAddress Space The VT1433B VXI DeviceShared Memory Memory MapVT1433B Users Guide Module Description Address List of A16 RegistersRead WriteSync/Trigger line Free-runningclock line Trigger Lines TTLTRGProviding an External Clock VT1433B Users Guide Module Description5-14 Figure 5-6:Calibration block diagram Calibration Description5-16 VT1433B Users Guide Module DescriptionVT1433B Users Guide The Arbitrary Source Option The Arbitrary Source Option VT1433B-1D4Trigger Arbitrary Source DescriptionArbitrary Output Source Output ModesFigure 6-1:Arbitrary source option block diagram Block DiagramSignal VT1433B Users Guide The Arbitrary Source Option8-CHANNEL196 kSa/s DIGITIZER +DSP The Arbitrary Source Option Front PanelVT1433B Users Guide The Arbitrary Source Option Updating the arbitrary source firmwareVT1433B Users Guide The Arbitrary Source Option VT1433B Users Guide The Tachometer Option The Tachometer Option VT1433B-AYFTachometer Inputs Tachometer DescriptionExternal Trigger Input Tachometer MonitoringHoldoff Time Input Count DivisionBlock Diagram Figure 7-1:Tachometer option block diagram8-CHANNEL196 kSa/s DIGITIZER +DSP The Tachometer Option Front PanelFigure 7-2 VT1433B with tachometer - front panel VT1433BVT1433B Users Guide The Tachometer Option LEDs and Connectors for the Tachometer OptionVT1433B Users Guide The Tachometer Option VT1433B Users Guide Break Out Boxes Break Out BoxesIntroduction ServiceVT3240A Voltage Break Out Box VT3241A ICP Break Out BoxThe VT3240A and VT3241A Break Out Boxes Figure 8-1:VT3240A Break Out BoxVOLTAGE 8 CH INPUT VT3241A ICP-typeBreak Out Box VT3240AVoltage-typeBreak Out BoxBreak Out Box Grounding VT1433B Users Guide Break Out BoxesMaking a Custom Break Out Box Cable Break Out Box Cablespin pin Pin definitions for input connectorpin pin pin #Allowed Connections Dis-allowedConnections In generalVT1433B Users Guide Troubleshooting the VT1433B Troubleshooting the VT1433BDiagnostics u Display usage message v VT1433B Users Guide Troubleshooting the VT1433B Replacing Assemblies VT1433B Users Guide Replacing Assemblies10-1 Replaceable Parts Ordering InformationDirect Mail Order System Mfr Code CAGE Code NumbersMfr Name AddressAssemblies: without VT1433B-AYFor VT1433B-1D4 VT1433B Users Guide Replacing Assemblies10-4 Description VXI PartMfr Part NumberVT1433B Users Guide Replacing Assemblies Assemblies: with VT1433B-AYF10-6 A22 A10/A11Description VTI PartMfr Part NumberAssemblies: with VT1433B-1D4 VT1433B Users Guide Replacing Assemblies10-8 Description VTI PartMfr Part NumberVTI Part Cables: without VT1433B-AYFor VT1433B-1D4Description Mfr PartVTI Part Cables: with VT1433B-AYFDescription Mfr PartVTI Part Cables: with VT1433B-1D4Description Mfr PartVTI Part Front PanelDescription Mfr PartTo remove the top cover VT1433B Users Guide Replacing Assemblies10-14 To remove the front panel VT1433B Users Guide Replacing Assemblies10-15 10-16 VT1433B Users Guide Replacing Assemblies10-17 VT1433B Users Guide Replacing AssembliesTo remove the input assemblies VT1433B Users Guide Replacing Assemblies10-18 4 Remove the remaining input assembly VT1433B Users Guide Replacing Assemblies10-19 To remove the VT1433B-AYFassembly VT1433B Users Guide Replacing Assemblies10-20 To remove the VT1433B-1D4assembly VT1433B Users Guide Replacing Assemblies10-21 To remove the A22 assembly VT1433B Users Guide Replacing Assemblies10-22 To remove the A10/A11 assembly VT1433B Users Guide Replacing Assemblies10-23 10-24 VT1433B Users Guide Replacing AssembliesBackdating VT1433B Users Guide Backdating11-1 Backdating VT1433B Users Guide Backdating11-2 Register Definitions Appendix AThe A16 Registers The VT1433B VXI RegistersVT1433B Users Guide AddressRead The A24 registers are defined as follows The A24 RegistersThe VXI Bus Registers are defined as follows VT1433B Users Guide Register Definitions 0 disables the local bus interface. RESET VALUE: VT1433B Users Guide Register Definitions VT1433B Users Guide Register Definitions 32-bitRegisters Command/Response Protocol VT1433B Users Guide Register DefinitionsA-11 This is the procedure to send a command to the DSP DSP Protocol DSP Bus Registers The DSP Command register has the following format A-16 VT1433B Users Guide Register DefinitionsGlossary Constant Output Level Amplifier Digital Signal Processing Kilosamples per second Revolutions Per Minute Static Random Access Memory VME Bus VXIplug&playzoom VT1433B Users Guide Glossary Index NumericsPage Page